 Electronic Notes in Theoretical Computer Science 180 (2007) 107–121 

[www.elsevier.com/locate/entcs](http://www.elsevier.com/locate/entcs)

Visual Specification of Systems with Heterogeneous Coordination Models[1](#_bookmark0)

# David Sˇafra´nek[2](#_bookmark0)

*Department of Computer Science, Faculty of Informatics Masaryk University Brno, Czech Republic*

Abstract

In this paper a prototype of a visual specification language called Visual Coordination Diagrams (VCD) for high-level design of concurrent systems with heterogeneous coordination models is presented. The key property of VCD is the separation of behavioral aspects from coordination aspects. We also highlight the heterogeneity of VCD which has two levels. At first, it allows different coordination models to be mixed in a particular specification. Secondly, different formalisms can be incorporated to VCD for specification of behavioral aspects. This paper contains an overview of the language followed with its formal definition. An example of using the language is also given.

*Keywords:* Visual Coordination Diagrams, visual specification, concurrent systems, exogenous coordination model

# Introduction

Visual formalisms are very popular in specification and design of software and hard- ware systems. The most wide-spread of them are included in the Unified Model- ing Language (UML). Examples of others are Statecharts [[6](#_bookmark14)], Message Sequence Charts [[7](#_bookmark15)], Petri Nets [[12](#_bookmark20)],. . . Visual languages have the advantage of being simple to use for system designers. A difficult problem is to find a compromise between the richness of syntactic constructs and the comprehensible formal semantics of a visual language. Ideally, a visual language should be capable of suitable handling both coordination and behavioral aspects of concurrent systems.

Importance of universal modeling languages such as UML is very significant in the domain of software engineering. Desired properties of such an universal design language, which would be suitable for concurrent systems, are heterogeneity, hierar- chy and component-based structure. Nowadays, typical computerised-systems are

1 This work has been supported by the Grant Agency of Czech Republic grant No. 201/03/0509 and FRVS grant No. 504/2004.

2 Email: [xsafran1@fi.muni.cz](mailto:xsafran1@fi.muni.cz)

1571-0661 © 2007 Elsevier B.V. Open access under [CC BY-NC-ND license.](http://creativecommons.org/licenses/by-nc-nd/3.0/)

doi:10.1016/j.entcs.2006.10.048

composed of hardware and software components with different models of computa- tion, some of them may be transformational, while the others can be interactive or reactive. We call such complex systems *heterogeneous*.

In this paper we present Visual Coordination Diagrams (VCD) – a visual *design* formalism for specification of component-based concurrent systems, based on the idea of GCCS [[5](#_bookmark13)] and its extensions [[15](#_bookmark23)]. Note that this is not a programming language in the sense of Linda, Manifold, or other coordination languages. VCD is aimed to be a design formalism.

VCD employs a coordination model in which coordination aspects are seman- tically separated from the behavioral aspects. This is called *exogenous* model [[4](#_bookmark12)]. VCD can be also viewed as static architecture diagrams specifying connections among components. The key property of VCD is its two-level heterogeneity. The first level of this heterogeneity is based on the possibility of combination of various coordination models (both synchronous and asynchronous) in a particular system specification. The second level of heterogeneity is the variability of specification of behavioral aspects. This can be done in various notations which have to be, in some well-defined sense, compatible with the coordination models supported by the language.

* 1. *Background and Related Work*

There is a group of visual languages for concurrent systems in which the classical state transition diagrams have been extended to fulfil the needs of design of complex systems. Combining the concept of geometric inclusion with the concept of hyper- graphs, the hierarchy of states has been added, leading to Harel’s Statecharts [[6](#_bookmark14)]. The complexity of the syntactic richness of Statecharts has shown that reaching a compositional formal semantics for such a powerful language is tedious. Various sub-dialects of Statecharts have been defined to achieve required properties of their formal semantics [[9](#_bookmark17)]. The concept of Statecharts was also incorporated in UML [[14](#_bookmark22)]. Another group of visual languages is based on the concept of message flow graphs. They are employed to visually describe partial message passing interaction among concurrent processes. The high level message flow diagrams called Message Sequence Charts are based on this concept [[8](#_bookmark16)]. This formalism does not support hierarchical design. For its simple nature, it is widely used in telecommunication

industry and it is also a part of UML.

Graphical calculus of communicating systems (GCCS) [[5](#_bookmark13)] and its synchronous extension SGCCS [[15](#_bookmark23)] adopt the process algebraic approach as the formal underlying semantic model. These languages have component-based hierarchical architecture. Because of too tight relation to the underlying process algebraic semantic model, the heterogeneity of both coordination and behavioral layers is limited.

There is another architecture language, which is, similarly to VCD, based on the idea of GCCS. It is called Architectural Interaction Diagrams (AID) [[13](#_bookmark21)]. VCD and AID both achieve some level of heterogeneity by avoiding the tight relation with the CCS process algebra. One of the significant differences between these two formalisms is in the underlying semantic model. AID is aimed to be used for

specification of interactive systems while in VCD the interactive aspects can be additionally mixed with reactivity. At the behavioral layer, VCD supports more expressive formalisms than AID, and thus allows more heterogeneity at this level. On the other hand, AID allows more non-deterministic modeling at the coordination layer than VCD.

In the community of coordination languages, there is a large group of languages which have properties of architecture languages. The most significant languages from this domain are Manifold [[10](#_bookmark18)] and ToolBus [[2](#_bookmark9)]. These languages support control-driven exogenous coordination. In contrast to VCD, these languages are complex programming languages. VCD is aimed to be a simple visual formalism for higher-level design of concurrent systems. Moreover, unlike in Manifold, there is currently no support for dynamic changes of component connections in VCD. Static coordinators are represented in VCD as buses. What is similar to both Manifold and VCD is the concept of ports. Also the Manifold coordinator hierarchy has in some sense its counterpart in the VCD coordination layer hierarchy.

The main reason for developing VCD is our believe in importance of build- ing a framework for coordination of various kinds of Statecharts and other visual formalisms for specification of component behavior. We would like to establish a simple syntactic visual notation with suitable underlying formal semantics. The chosen semantic model is based on composition of local transition systems, which represent particular components, resulting in a global transition system.

# Overview of VCD

VCD is aimed to be a formal language for the specification of communication re- lationships in component-based concurrent systems. A simple system specified in VCD is depicted in Fig. [1](#_bookmark2). Basic elements of the language are component *interfaces*. A particular interface contains input and output *ports* which serve as gates for an encapsulated component with the effect of offering its services to the environment. Interfaces are grouped into *networks* and can be interconnected with *buses*.

Buses are used for specification of various types of coordination mechanisms. Different types of buses can be mixed together in a particular network. Conse- quently, systems with heterogeneous coordination mechanisms can be effectively specified using a single uniform formalism. From the semantical point of view, buses are based on the similar state transition paradigm as computational compo- nents. In contrast to computational components, buses cannot be refined with a network. Note that the fact of having buses flat does not limit the possibility of building the meta-coordinators known from Manifold. Buses are aimed to be prim- itives which encapsulate the behavior of various coordination media. By mixing buses together with some simple components, we can make networks, which then represent more complicated coordination media. But, unlikely as in Manifold, these “meta-coordinators” have to be taken as ordinary components.

The key concept of VCD is in its hierarchical network structure, which makes the *coordination layer*. This is achieved by the possibility of taking networks as

in out

out

B

in

C1

C2

Fig. 1. A network of components *C1* and *C2* interconnected by the bus *B*

a o

B2

B1

b i in out in out

C2

C1

C3

Fig. 2. Network hierarchy

components of other networks (higher level networks). An example of the network nesting is given in Fig. [2](#_bookmark3).

Semantics of VCD is based on state transition model. By traversing the net- work hierarchy, it relies on a formal mechanism of combining component state tran- sition models into one resulting state transition model of the top-most network. This is done with respect to the communication relationships specified by busses in networks. Semantics of a particular bus type represents behavior of a specific communication media.

One can imagine a particular VCD network as a graph in which subsystem in- terfaces create vertexes and busses with links create edges. Any such graph can be partitioned into strongly connected components. The VCD semantics com- bines subsystem transitions of these strongly connected components synchronously (product) or asynchronously (interleaving) into resulting network transition. The asynchronous or synchronous coordination model results from the semantics of in- cluded buses. The semantic relationship among transitions combined from different strongly connected network components is always asynchronous.

At the bottom-most level, behavior of system components can be specified in any VCD-compatible formalism. This is called *behavioral layer* of VCD. The se- mantic model behind the behavioral layer is an input/output labeled transition system (LTS) with sets of input and output actions taken as labels. This allows any language with semantics derived in the domain of LTS to be used for behav- ioral specification of system components. This property makes VCD heterogeneous also at the behavioral layer. Heterogeneity of the behavioral layer is achieved with respect to the set of semantically compatible, but notationally different languages, which are used for behavioral description. As examples of supported languages we can mention variants of Statecharts or Petri-Nets.

An example of a more complex network is in Fig. [3](#_bookmark4). It is an abstract simplifi- cation of a design specification of a hardware accelerated network router [[1](#_bookmark10)]. This

sw\_out hw\_out

open\_out

packet\_out

open

header\_in

**BUF**

parsed\_in

out

header\_out

in

**BC**

parsed\_in

tables\_in

config

parsed\_out

**RFU**

**PM**

**PEU**

sw\_in

|  |  |
| --- | --- |
| **PPU** | |
| packe | t\_in |

pm\_config hw\_in

Fig. 3. Network modeling a routing and firewalling system

example is interesting to be presented here because it highlights some features of VCD. The system is being designed for programmable hardware platform, for that reason it can be taken as a software architecture. The network in the figure de- scribes the basic components of the router system and connections among them. The role of the whole system is to take input network packets on its hardware input (port *hw in*), reading the routing and firewalling tables on its software input (port *sw in*) and produce the packets modified according to these tables on the *hw out* output port. Additionally, the system manages and makes some statistics about packets which flow through it. To achieve this functionality, it takes some software configuration on its *pm conﬁg* port and produces the relevant software output on the *sw out* port.

Refining the system into components, there are four different units intercon- nected by two buses. The unit *PPU* (Packet Parsing Unit) identifies the infor- mation important for routing and firewalling from input packets. The extracted information is synchronously sent to three other units. Note that the synchronous communication is modeled by a broadcast bus *BC* . In the *PEU* (Packet Editing Unit) unit the sent information is stored in some kind of memory for later use. In the *PM* (Packet Manager) unit it is used for computing some statistics. Finally, in the *RFU* (Routing and Firewalling Unit) it is compared with information in the tables, modified and sent asynchronously to *PEU* unit. Here this asynchronous communication is modeled using an asynchronous message passing bus *BUF* .

In Fig. [4](#_bookmark5) there are Statecharts which model the behavior of individual units. For simplicity we have slightly abstracted from their complex state spaces. We also abstract from data flow and model the binary signal flow (presence or absence of events [[3](#_bookmark11)]) only. In this example, statecharts of the *PM* and *RFU* unit have



**RFU**

−/header\_out parsed\_in/−

tables\_in/−

Fig. 4. Statecharts modeling behavior of components



**PM**

−/out

in/−

configure/−

−/count

the form of concurrent compound states known as AND-states in the Statechart terminology. More specifically, in the case of *RFU* this means that the unit can accept the input *tables in* in whatever state the right substatechart is. So from the initial state of that statechart, there are three transitions possible – *tables in/*−, *parsed in/*− or *tables in, parsed in/*−. One of them (chosen w.r.t. presence of a *tables in* input event) can take its part in synchronisation with *PEU* and *PM* units by the *BC* bus. Note that all of the events in the *RFU* statechart are related by their name with relevant input and output ports of *RFU* interface. This is not the case of the *PM* statechart which could perform an internal input event *conﬁgure* . The interface of the *PM* unit abstracts from this event.

# Formalising VCD

In this part we give formal syntax for the visual constructs of VCD, which have been introduced in the previous section. Later on in this section, the structural operational semantics of VCD is defined.

* 1. *Syntax*

VCD networks are formally represented as VCD *terms*. Before we will define them, we build some basic notation.

* + 1. *Ports and Interfaces*

The most basic element of the coordination layer is a *port*. We fix W a countable set of *write ports* and R a countable set of *read ports*. We require W ∩ R = ∅. *Interface I* is then defined as any non-empty set of ports *I* ⊆ W ∪ R. We mark *IR* = {*r* ∈ *I* | *r* ∈ R} the *read-interface*, *IW* = {*w* ∈ *I* | *w* ∈ W} the *write-interface*, respectively.

* + 1. *Buses and Bus Classes*

The key construct of the coordination layer is a *bus*. As it has been mentioned in the previous section, buses represent coordination mechanisms. They are used for modeling various types of coordination models, such as bi-party handshake message passing, synchronised broadcast, or asynchronous types of component coordination. Different buses can be mixed in the specification of a particular network, which

makes the coordination layer heterogeneous. Particular types of coordination mech- anisms are represented as *bus classes*, which are formally defined as input/output labeled state transition systems (I/O LTS).

Definition 3.1 *Bus class* B is a tuple ⟨*Q, T, q*0⟩ where

* + - * *Q* is a finite set of states,
      * *q*0 ∈ *Q* an initial state,
      * *T* ⊆ *Q* × 2W × 2R × *Q* a transition relation.

Any bus class can be instantiated as a particular bus and used for specification of coordination of components in a network. The bus interface is always given by the set of links which connect the bus to the ports of surrounding components. Formal definition of a bus, given by its interface and its class, is the following.

Definition 3.2 *Bus B* of a bus class B is a tuple *B* = ⟨*I,* B⟩, where *I* is an interface and B a bus class.

The interface of the bus *B* will be denoted as *I*(*B*), *I*(*B*) ⊆W ∪ R.

* + 1. *Gates, Networks and Leaves*

Now we define terms which formally represent VCD network diagrams. Note that in the network depicted in Fig. [2](#_bookmark3) there are dashed lines which connect ports of subsystem interfaces to ports of the surrounding network interface. Later on in this subsection, these connections will be formalised as the notion of a *gate*.

Definition 3.3 A *VCD term* is:

1. *VCD leave* – behavioral model specified in any LTS-compatible language
2. *VCD network N* = ⟨*C*¯*, M*¯ *, L*⟩, where
   1. *C*¯ = ⟨*C*1*,... , Cn*⟩ – vector of components
   2. ∀*i* : *Ci* = ⟨*Si, Ii, Gi*⟩
      * *Si* .. . VCD term
      * *Ii* .. . *Ii* ⊆W ∪ R interface
      * *Gi* . . . gate (see definition below)
   3. *M*¯ = ⟨*M*1*,... , Mk*⟩ – vector of busses
   4. ∀*j* : *Mj* = ⟨*Ij,* B*j*⟩
      * *Ij* .. . interface of a bus *Mj*
      * B*j* . .. class of a bus *Mj*
   5. *L* ⊆ ({1*,... , n*}×(W∪R))×({1*,... , k*}×(W∪R)) a set of *links* satisfying: if ⟨⟨*i, p*1⟩*,* ⟨*j, p*2⟩⟩ ∈ *L* then:

*p*1 ∈W ⇔ *p*2 ∈R

*p*1 ∈ *Ii*

*p*2 ∈ *IW* (*Mj*) ∪ *IR*(*Mj*)

⟨⟨*l, p*' ⟩*,* ⟨*j, p*2⟩⟩ ∈ *L* ⇔ *l* = *i* ∧ *p*'

= *p*1

1 1

⟨⟨*i, p*1⟩*,* ⟨*l, p*' ⟩⟩ ∈ *L* ⇔ *l* = *j* ∧ *p*'

= *p*2

2 2

The set of all VCD terms will be denoted by S.

We define a function *ϵR* (*ϵW* ) which for any VCD network returns a set of all its read (write) ports which have no connection with any bus. We call such ports *free ports*. To overcome ambiguity of port names in the context of a network, we mark each port in the network with a natural number. This number is given by the

index of the component (from the component vector *C*¯) to which the relevant port

belongs.

Definition 3.4 Let *N* = ⟨*C*¯*, M*¯ *, L*⟩ be a network.

* *ϵW* (*N* )= {⟨*i, w*⟩| *w* ∈ *IW* ∧ ∀*j, w*' : ⟨⟨*i, w*⟩*,* ⟨*j, w*'⟩⟩ ∈*/ L*}

*i*

* *ϵR*(*N* )= {⟨*i, r*⟩| *r* ∈ *IR* ∧ ∀*j, r*' : ⟨⟨*i, r*⟩*,* ⟨*j, r*'⟩⟩ ∈*/ L*}

*i*

For the interface of *N* we will use the notation *I*(*N* )= *ϵW* (*N* ) ∪ *ϵR*(*N* ).

A *gate* is defined as a partial bijection relating ports of a network to free ports of a particular component in the network. The gate formalises the port mappings depicted in VCD as dashed lines. For simplicity reasons we define gate also for VCD leaves. In this case it is an identity which maps ports of a component to eponymous events of a particular VCD leave. Note that the leave gate restricts the allowed set of leaves which can be embedded in a particular component interface to only those leaves which have the relevant events in labels of transitions. Similarly, the definition of the network gate restricts the possible candidates for embedding of networks into other networks. Only a network with enough free ports can be embedded.

Definition 3.5 Let *I* ⊆W ∪ R be an interface.

1. Let *S* be a VCD leave encapsulated in the interface *I*. Let *ports*(*S*) ⊆W ∪ R be a set of all ports of *S*. We define a *gate* of the leave *S* as the identity function *G* : *I* → *ports*(*S*), ∀*x* ∈ *I. G*(*x*)= *x*.
2. Let *S* = ⟨⟨⟨*S*1*, I*1*, G*1⟩*, ...,* ⟨*Sn, In, Gn*⟩⟩*,* ⟨*M*1*, ..., Mk*⟩*, L*⟩ be a VCD network em- bedded in interface *I*. We define a *gate* of the network *S* as the partial function *G* : *I* → *I*(*S*) satisfying:
   * ∀*w* ∈ *IW . G*(*w*)= ⟨*i, w*'⟩ ∧ ⟨*i, w*'⟩∈ *ϵW* (*S*)
   * ∀*r* ∈ *IR. G*(*r*)= ⟨*i, r*'⟩ ∧ ⟨*i, r*'⟩∈ *ϵR*(*S*)

Before we start to define the semantics of VCD, we establish some notation. Let *N* be a network containing just *n >* 0 components. Further let *Ii* be the interface of the *i*th component of *N* and Γ ⊆ *Ii* some set of its ports. We will denote ⟨*i,* Γ⟩ = {⟨*i, w*⟩| *w* ∈ Γ} the set of ports indexed by the *i*th component in the network *N* . Note that if Γ = ∅ then also ⟨*i,* Γ⟩ = ∅.

* 1. *Semantics*

Here we give the VCD terms a precise operational semantics. As a semantic domain we use a class L of input/output labeled transition systems (I/O LTS) with sets of input and output events in transition labels. Formally the semantics is defined as a mapping *ψ* of the type *ψ* : S → L which assigns an I/O LTS to each VCD term.

First of all, we formally define I/O LTS, which makes the semantic domain for both the behavioral and coordination layer.

Definition 3.6 Let *S* be a VCD leave. An *I/O LTS* is a tuple ⟨*Q, T, q*0⟩ where

* *Q* is a finite set of states,
* *q*0 ∈ *Q* an initial state,
* *T* ⊆ *Q* × 2R × 2W × *Q* a transition relation.

At the behavioral layer, the state transition semantics captures the dynamics of system components. Note that VCD does not include any predefined syntactic constructs for behavioral layer, but relies on other formalisms which respect the supported state transition semantics of VCD leaves.

Dealing with the coordination layer, we would like to define semantics of VCD networks. In principle, the semantics of a VCD network is defined as a global I/O LTS which combines transitions of local I/O LTSs representing the semantics of network components. This combination is done with respect to the coordination model encoded in buses used in the network.

A network term contains a vector of components and a vector of buses. The semantics of the network term respects this structure. States and transitions of the I/O LTS which represents the network term are constructed by composition of states and transitions of component I/O LTSs. To construct the resulting I/O LTS formally, we define the notion of a *network conﬁguration*.

Definition 3.7 Let *N* = ⟨⟨*C*1*, ..., Cn*⟩*,* ⟨*M*1*, ..., Mk*⟩*, L*⟩ be a network. We define its

*conﬁgurations* ⟨*s*¯*,* ¯*b*⟩ as vectors of component and bus states

⟨⟨*s*1*, ..., sn*⟩*,* ⟨*b*1*, ..., bn*⟩⟩ where ∀*i* ∈ {1*, ..., n*}*. si* is a state of a component *Ci* and

∀*j* ∈ {1*, ..., k*}*. bj* is a state of a bus *Mj*.

A network configuration contains a vector of current states of components and a vector of current states of buses. Such network configurations make states of the resulting I/O LTS. Transitions of this I/O LTS are defined by the inference rules given in the remaining part of this section.

Let *N* = ⟨*C*¯*, M*¯ *, L*⟩ be a network term. We define its semantics *ψ*(*N* ) as an I/O

LTS *ψ*(*N* )= ⟨*QN , TN , Q*0*N* ⟩∈ L in which:

* The set of states *QN* is given by all the network configurations.
* *Q*0*N* is a set of initial states – these are the configurations in which at least one of the substates is initial state of some network component.
* The transition relation *TN* ⊆ *QN* × 2N ×R × 2N ×W × *QN* is defined using Plotkin- style inference rules, which combine transitions of subsystems with respect to the network hierarchy.

Let *C* = ⟨*S, I, G*⟩ be a component of the network *N* . We suppose that *TS* is a transition relation of the VCD term *S*. We define the transition relation *TC* ⊆

*Q* × 2*IR* × 2*IW* × *Q* of the network component *C*. It is derived from *T* with

*C*

*C*

*S*

respect to the interface *I* and the gate *G*. There are two cases of which type the subsystem *S* can be. With respect to this situation, the derivation of *TC* from *TS*

is defined by one of the following inference rules.

1. In the case when *S* is a VCD leave, *S* = ⟨*QS, TS, q*0*S* ⟩, the transition relation

*TC* is derived directly from *TS* as stated in the following rule:

*TS* : *q* −→Γ *q*'

Δ

*T* : *q IR*∩Γ *q*'

*I* ∩Δ

−−*W*−→

*C*

The only difference between *TS* and *TC* is that events of *TS* which are not in the component interface are abstracted in *TC* by deleting them. Note that this

rule also lifts internal leave *q* −→∅ *q*' transitions to internal component transitions.

∅

1. For *S* = ⟨*C*¯*, M*¯ *, L*⟩ a network term we have the rule:

*T* : ⟨*s*¯*,* ¯*b*⟩ Γ× ⟨*s*¯'*,* ¯*b*'⟩

−→×

*S*

Δ

*T* : ⟨*s*¯*,* ¯*b*⟩ *G*−1 (Γ×) ⟨*s*¯[*i* := *q*']*,* ¯*b*⟩

*C* −−−1−−→× *i*

*G* (Δ )

Notation Γ× ⊆ {⟨*i, w*⟩| *,i* ∈ N *, w* ∈ W} denotes a set of indexed input events. Similarly, Δ× ⊆ {⟨*i, r*⟩| *i* ∈ N *,r* ∈ R} denotes a set of indexed output events. *G*−1(Γ×) stands for the set of ports in network interface *I* with which events in Γ× are related by the gate *G*. Analogously, similar notation is also used for the indexed output events Δ×. *s*¯[*i* := *q*'] is the state vector which was constructed from *s*¯ by replacing its *i*th component with the state *q*'.

*i*

*i*

In the same way like the previous rule, this rule also propagates the internal events and abstracts from those events of the network *S* which are not assigned to any port of the interface *I*.

Now we are going to establish rules which define the transition relation *TN* . It will be derived from the component transition relations *TCi* and the transitions of buses. The key feature of these rules is building of network configurations (global state vectors) from component configurations (local state vectors).

At first, we add to *TN* all the component transitions which are totally indepen- dent of any bus interconnections. The following rule defines interleaving behavior of components in the network *N* .

*TCi* :

Δ

*q*

*i*

*s*¯[*i*] −→Γ '

⟨*i,* Γ⟩⊆ *ϵR*(*N* )*,* ⟨*i,* Δ⟩⊆ *ϵW* (*N* )

*T* : ⟨*s*¯*,* ¯*b*⟩ −(−*i*→*,*Γ⟩ ⟨*s*¯[*i* := *q*']*,* ¯*b*⟩

*N* (*i,*Δ⟩ *i*

Notation *s*¯[*i*] denotes the state configuration of the *i*th component of *N* . Note that internal component events are lifted by this rule too.

Finally, we are approaching to the last inference rule, which is the most complex one. It puts together transitions of buses and transitions of components and evalu- ates their relationships given by the network links. According to the evaluated result it can then coordinate some components by firing their transitions synchronously with transitions of some buses. Before we will define such a coordination rule, we have to look deeper into the structure of the network.

Let *N* = ⟨⟨*C*1*, ..., Cn*⟩*,* ⟨*M*1*, ..., Mm*⟩*, L*⟩ be a network for some *m, n* ∈ N . With

respect to the link relation *L* some strongly connected blocks of components may be distinguished in the network. For each such a block of components we will define a synchronising coordination rule. From the semantical point of view, any such a separated block of components can internally synchronise while different blocks put together may only mutually interleave. In other words, these blocks are the maximal groups of components with potential synchronous behavior.

To capture the partitioning idea formally, we define a relation *R*, *R* ⊆ {1*, ..., n*}× {1*, ..., n*}:

*df*

⟨*i, j*⟩∈ *R* ⇔ *i* = *j* ∨ ∃*k* ∈ {1*, ..., m*}*, pi* ∈ *Ii, pk* ∈ *I*(*Mk*)*, pj* ∈ *Ij.*

⟨⟨*i, pi*⟩*,* ⟨*k, pk*⟩⟩ ∈ *L* ∧ ⟨⟨*j, pj* ⟩*,* ⟨*k, pk*⟩⟩ ∈ *L*

It is worth noting that *R* is an equivalence. We will note {1*, ..., n*}| ⊆ 2{1*,...,n*} set of all classes of equivalence over the set of component indeces {1*, ..., n*}.

*R*

Let Ω ∈ {1*, ..., n*}| . We will denote Ω' ⊆ {1*, ..., m*} a set of indeces of buses which are connected to components indexed by Ω. Precisely,

*R*

Ω' = {*i* ∈ {1*, ..., m*}| ∃*k* ∈ Ω*, pk* ∈ *Ik, pi* ∈ *I*(*Mi*)*.* ⟨⟨*k, pk*⟩*,* ⟨*i, pi*⟩⟩ ∈ *L*}*.*

Now let *q* ≡ ⟨*s*¯*,* ¯*b*⟩ be an actual configuration of network *N* . We define sets *ET*Ω(*q*) and *ET*Ω' (*q*) of all transitions starting in *q* and indexed by their component (respectively bus) indeces:

*ET*Ω(*q*)= {⟨*i, t*⟩| ∀*i* ∈ Ω*.t* ∈ *TCi , src*(*t*)= *s*¯[*i*]}

*ET*Ω' (*q*)= {⟨*i, t*⟩| ∀*i* ∈ Ω'*,t* ∈ *T* (*Mi*)*. src*(*t*)= ¯*b*[*i*]}

The notation *src*(*t*) denotes the source state of the transition *t* and *T* (*Mi*) denotes the transition relation of the bus *Mi*.

To precisely characterise the set of all component transitions which can be syn- chronised with buses resulting in the one global network transition, we have to put some constraints on *ET*Ω(*q*) and *ET*Ω' (*q*). Firstly, we require that for each source state only one transition is included. Formally, we say *ET*Ω(*q*) is *consistent* if and only if ∀*i, j, t, t*'*.* ⟨*i, t*⟩∈ *ET*Ω(*q*) ∧ ⟨*j, t*'⟩∈ *ET*Ω(*q*) ⇒ *i* /= *j*.

Further we define a triggering relation among component and bus transitions of a particular partition of current network configuration. Firstly we extract some sets of events from the sets of component (bus) transitions *ET*Ω(*q*) and *ET*Ω' (*q*). In the following definitions, the notations Δ(*t*) and Γ(*t*) denote all the output (input) events which occur in the label of the transition *t*.

* EΔ(Ω) = {⟨*i, w*⟩| ∃⟨*i, t*⟩ ∈ *ET*Ω(*q*)*.w* ∈ Δ(*t*) ∧ ⟨*i, w*⟩∈ *ϵW* (*N* )}
* EΓ(Ω) = {⟨*i, r*⟩| ∃⟨*i, t*⟩∈ *ET*Ω(*q*)*.r* ∈ Γ(*t*) ∧ ⟨*i, r*⟩∈ *ϵR*(*N* )}
* FΔ(Ω) = {⟨*j, w*'⟩| ∃*i* ∈ Ω*,w* ∈ W*,* ⟨*i, t*⟩∈ *ET*Ω(*q*)*.* ⟨⟨*i, w*⟩*,* ⟨*j, w*' ⟩⟩ ∈ *L*

∧*w* ∈ Δ(*t*)}

* FΓ(Ω) = {⟨*j, r*'⟩| ∃*i* ∈ Γ*,r* ∈ R*,* ⟨*i, t*⟩∈ *ET*Ω(*q*)*.* ⟨⟨*i, r*⟩*,* ⟨*j, r*'⟩⟩ ∈ *L*

∧*r* ∈ Γ(*t*)}

* AΔ(Ω')= {⟨*i, w*⟩| ∃⟨*i, t*⟩ ∈ *ET*Ω' (*q*)*.w* ∈ Δ(*t*)}
* AΓ(Ω')= {⟨*i, w*⟩| ∃⟨*i, t*⟩ ∈ *ET*Ω' (*q*)*.w* ∈ Γ(*t*)}

We say *ET*Ω(*q*) *triggers ET*Ω' (*q*) iff the following two conditions hold:

* 1. AΓ(Ω')= FΔ(Ω)
  2. AΔ(Ω')= FΓ(Ω)

For each partition Ω we now define the final coordination rule:

*ET*Ω(⟨*s*¯*,* ¯*b*⟩) and *ET*Ω' (⟨*s*¯*,* ¯*b*⟩) consistent*, ET*Ω(⟨*s*¯*,* ¯*b*⟩) triggers *ET*Ω' (⟨*s*¯*,* ¯*b*⟩)

where:

*T* : ⟨*s*¯*,* ¯*b*⟩ EΓ (Ω) ⟨*s*¯'*, b*¯'⟩

Δ

E−−(→Ω)

*N*

*s*¯'[*i*] =*s*', if ∃*t* ∈ *TC .t* ∈ *ET*Ω(⟨*s*¯*,* ¯*b*⟩) so that *trg*(*t*)= *s*'

*i i* *i*

*s*¯[*i*], otherwise

*b*¯'[*i*] =*b*', if ∃*t* ∈ *T* (*Mi*)*.t* ∈ *ET*Ω' (⟨*s*¯*,* ¯*b*⟩) so that *trg*(*t*)= *b*'

*i* *i*

¯*b*[*i*], otherwise

The notation *trg*(*t*) denotes the target state of the transition *t*.

# Examples of Bus Classes and Instances

In this section we will demonstrate how the classes of busses can be defined in the VCD framework and how they can be instantiated in concrete cases of system specification. Heterogeneity of the coordination layer is also highlighted.

The coordination layer of the model in the figure [3](#_bookmark4) contains two types of inter- action – asynchronous bi-party message passing and synchronous broadcast. Thus, the coordination model of this network is heterogeneous. Each of these two co- ordination mechanisms is represented in the network as a relevant bus (*BUF* for buffered coordination and *BC* for broadcast). In the following subsections we show how we can formally define classes of these buses and how they can be instantiated in the context of other components of the network.

* 1. *Synchronous multicast coordination model*

In this subsection we will focus on modeling of synchronous multicast interaction in the coordination layer of the VCD formalism. More specifically, we are going to define a bus class for this mechanism of component interaction. First of all we will recall the situation described in section [2](#_bookmark1). In Fig. [3](#_bookmark4) there is a bus instance *BC* . Its intended behavior is to accept the event *parsed out* and to synchronously resent it to *PM* , *RFU* and *PEU* units to their *parsed in* ports (*in* in the case of the *PM* unit). We can model the semantics of this bus as a state transition diagram depicted in Fig. [5](#_bookmark7). The conflict of ambiguous port names in the context of the bus is solved by indexing them. Formally, in our semantic framework developed in section [3.2](#_bookmark6) components in the network are indexed and so are their ports. Injective matching of them to relevant bus ports along the network links avoids from any port-name conflicts.



**BC**

parsed\_out/parsed\_in1, parsed\_in2, in

Fig. 5. Semantics of multicast bus instance

In general, the role of synchronous multicast bus is to non-deterministically choose an event involved on one of its input ports, replicate that event and syn- chronously transfer it to all its output ports. Note that this behavior does not depend on the number of components connected to the bus. Hence, we can abstract from the number of ports the bus contains in its interface. This abstraction is the key knowledge which allows us to construct a bus class. Its instances then have the number of ports in the bus interface bounded (as the number of links to other components is finite). Instantiation is done with respect to the context in which bus instances are placed. In the example of the *BC* bus referred in the previous paragraph the *BC* bus is an instance with one input and three output ports.

Formally we define class У*mc* of synchronous multicast buses as the following one-state I/O LTS:

У*mc* = ⟨{*q*0}*,T, q*0⟩

Transition relation *T* is infinite countable set defined by the following expression:

6*w* ∈ Y*,* Δ ⊆ Y*,* Δ /= ∅*.* ⟨*q*0*,* {*w*}*,* Δ*, q*0⟩∈ *T*

* 1. *Asynchronous message passing coordination model*

As another example of bus class definition we present here a coordination mechanism of asynchronous bi-party message passing. The function of this coordination model is to receive an event from one component and store it in memory until it is taken by another component. It can be taken as an one-cell buffer. Note that for simplicity we have defined non-value-passing version of VCD in this paper, so the memory here handles only the information about the occurrence of the input event. See the *BUF* bus in Fig. [3](#_bookmark4). The exact behavior of this bus is showed in the state transition diagram in Fig. [6](#_bookmark8).

Using the power of the VCD coordination layer we now would like to generalise the notion of the asynchronous message passing bus. More precisely, similarly as in the previous subsection we define a new bus class for this purpose. In this definition we abstract from the concrete number of input and output ports and we base the relevant infinite state transition model on non-determinism of possible asynchronous bi-party interactions. In the bus instances this number is then bounded with respect to the number of surrounding components.

Formally we define class У*amp* of asynchronous message passing buses as the



**BUF**

header\_out/−

−/header\_in

Fig. 6. Semantics of asynchronous message-passing bus instance

following I/O LTS:

* *Q* = {*qw* | *w* ∈ W} ∪ *q*0

У*amp* = ⟨*Q, T, q*0⟩

* *T* is defined by the following expression:

6*w* ∈ W*.* ⟨*q*0*,* {*w*}*,* ∅*, qw* ⟩∈ *T* ∧ 6*qx* ∈ *Q.* ⟨*qx,* ∅*,* {*x*}*, q*0⟩∈ *T*

More complex types of bus classes modeling asynchronous bounded and un- bounded coordination models can be defined following the scenario presented above. Together with the possibility of instancing different bus classes in the context of a particular network it demonstrates the heterogeneity of the VCD coordination layer.

# Conclusions and Future Work

In this paper we have presented the language VCD for hierarchical specification of component-based concurrent systems with heterogeneous models of coordination. The key concept of the language are buses which represent coordination models used in system architectures. Due to its heterogeneous character, VCD can be taken both as an extension of classical software architecture modeling notations and also as a framework for specification of coordination in reactive systems.

We see the main contributions of our work in three ways. First of all, the component-based character of the language together with its hierarchical structure underlied with precise operational semantics allows to join the traditional software and hardware design methods with the formal methods known from the theory of process algebras (e.g., refinement, equivalence or model checking). On the other hand, the both syntactical and semantical separation of modeling the coordination aspects from modeling the behavioral aspects makes it possible to define a static communication infrastructure of a system independently of modeling the behavioral parts. Finally, heterogeneity supported in both behavioral and coordination layers of the language allows not only mixing of various coordination models in one speci- fication, but also using of different models for behavioral description of components. For example, it is possible to put components defined as Statecharts together with components defined as Petri Nets and specify coordination relations among them using the constructs of the VCD coordination layer.

We are currently implementing a graphical tool which allows VCD diagrams to

be simply created and modified. In our future work, we would like to add the typed value-passing support to VCD. We also aim to make a precise analysis of relations of our language with other formalisms, especially with process algebras. The key aspect to be investigated here is the language expressiveness and some properties of the semantics, mainly the compositionality. We would like to bring the notion of equivalences known from process algebraic theories and adapt them to VCD. In the future work on tool support, we aim to connect the editor of VCD with the distributed verification environment DiVinE [[11](#_bookmark19)].

# References

1. Barnat, J., T. Br´azdil, P. Krˇc´al, V. Rˇeha´k and D. Sˇafra´nek, *Model checking in IPv6 Hardware Router Design*, Technical Report 07, CESNET (2002).
2. Bergstra, J. A. and P. Klint, *The discrete time ToolBus — a software coordination architecture*, Science of Computer Programming 31 (1998), pp. 205–229.
3. Berry, G., *The Foundations of Esterel*, in: *Proof, Language and Interaction: Essays in Honour of Robin Milner* (1998).
4. Ciancarini, P., *Coordination Models and Languages as Software Integrators*, ACM Computing Surveys

28(2) (1996), p. 300.

1. Cleaveland, R., X. Du and S. A. Smolka, *GCCS: A Graphical Coordination Language for System Specification*, in: *Proceedings of COORD’00* (2000).
2. Harel, D., *Statecharts: A Visual Formalism for Complex Systems*, Technical report, The Weizmann Institute (1987).
3. ITU-TS, “ITU-TS Recommendation Z.120: Message Sequence Chart (MSC),” ITU-TS, Geneva, 1993.
4. Leue, S., “Methods and Semantics for Telecommunications Systems Engineering,” Ph.D. thesis, University of Berne (1994).
5. Maggiolo-Schettini, A., A. Peron and S. Tini, *A comparison of statecharts step semantics*, Theoretical Computer Science 290 (2003).
6. Papadopoulos, G. A. and F. Arbab, *Coordination models and languages*, in: *761*, Centrum voor Wiskunde en Informatica (CWI), 1998 p. 55.
7. ParaDiSe Lab, Masaryk University Brno, “DiVinE project home page,” (2004).

URL <http://anna.fi.muni.cz/divine>

1. Pezze, M. and S. Shatz, *Software Engineering and Petri Nets*, in: *Proceedings of the Workshop on Software Engineering and Petri Nets*, 2000.
2. Ray, A. and R. Cleaveland, *Architectural Interaction Diagrams: AIDs for System Modeling*, in: *Proc. of the 25th International Conference on Software Engineering (ICSE 2002)* (2003).
3. von der Beeck, M., *Formalization of UML-Statecharts*, in: *Proceedings of UML 2001*, LNCS (2001).
4. Sˇafra´nek, D., *SGCCS: A Graphical Language for Real-Time Coordination*, in: *Proceedings of FOCLASA’02*, ENTCS 68 (2002).