Differential > D69987

# **☼** [RISCV] Assemble/Disassemble v-ext instructions.

**■** Actions

</>
Needs Review



Authored by HsiangKai on Nov 7 2019, 10:43 PM.

# Tags ■ LLVM ■ clang Subscribers cfe-commits, evandro, Joy12138 and 28 others

#### **Details**

#### Reviewers

- O asb
- □ rogfer01
- O rkruppe
- O khchen
- evandro

#### **■ SUMMARY**

Assemble/disassemble RISC-V V extension instructions according to version 0.8-draft-20191004 in https://github.com/riscv/riscv-v-spec/.

I have tested this patch using GNU toolchain. The encoding is aligned to GNU assembler output. In this patch, there is a test case for each instruction at least.

The V register definition is just for assemble/disassemble. Its type is not important in this stage. I think it will be reviewed and modified as we want to do codegen for scalable vector types.

This patch does not include Zvamo, Zvlsseg, and Zvediv.

# **Diff Detail**

#### Repository

rG LLVM Github Monorepo

## **Build Status**

- **3** Buildable 53851
- 8 Build 61570: pre-merge checks

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

hanges, so older changes are hidden. Show Older Changes

evandro added a comment. Feb 4 2020, 4:50 PM

Shouldn't most instructions have the vtype register in Uses ? Shouldn't most FP instructions have fflags in Defs?

The tests are extensive, but it would be important to also add negative tests.

# 

<b>→</b> 158	Please, rename to parseVTypeI().
<b>→</b> 208	Please, rename to defaultMaskRegOp().
<b>→</b> 755	This should be the default case for the switch above.
<b>→</b> 769	Ditto.
<b>→</b> 851	Avoid calling logBase2() multiple times.
<b>→</b> 852	Ditto.
<b>→</b> 1163	Please, rename to Match_InvalidVTypeI.
<b>→</b> 1168	${\tt Please, rename \ to \ Match\_InvalidVMaskRegister} \ .$
<b>→</b> 1522	Please, rename to parseVTypeI().
<b>→</b> 1565	Please, rename to parseMaskReg().

# Ilvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp

Please, rename to decodeVMaskReg().

## 

Please, rename to printVMaskReg() .

# llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h

Please, rename to printVMaskReg() .

## 

→ 84 Please, rename to getVMaskReg().

## 

→ 152 Should it also imply FeatureStdExtD?

# ☑ Ilvm/lib/Target/RISCV/RISCVInstrInfoV.td

→ 33 Please, rename to VRegAsmOperand.

→ 40 Please, rename to VRegOp.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

smOperand.

https://reviews.llvm.org/D69987

<b>→</b> 78	No need to set fields to the default 0.
<b>→</b> 535	Shouldn't these have vxsat in Defs?
<b>→</b> 541	Shouldn't these have vxrm in Uses?
<b>→</b> 547	Shouldn't this hace vxrm in Uses and vxsat in Defs?
<b>→</b> 550	Aren't these part of the base V extension?
<b>→</b> 556	Shouldn't this hace vxrm in Uses?
<b>→</b> 560	Shouldn't this hace vxrm in Uses and vxsat in Defs?

### HsiangKai updated this revision to Diff 242816. Edited • Feb 6 2020, 12:17 AM

•

HsiangKai marked 23 inline comments as done.

Address **@fpallares** and **@evandro** 's comments.

About  $\,\mathrm{fflags}\,$  in FP instructions, it is also related to RISCVInstrInfoF.td and RISCVInstrInfoD.td. So, I think we could prepare another patch for it.

**▶ HsiangKai** added inline comments. Feb 6 2020, 12:18 AM

# 

**152** 

I didn't find that V will imply D extension. Could you indicate the description in spec about this?

## 

7

There is no default value for hasSideEffects, mayLoad, and mayStore.

→ 53!

It should have no impact on CodeGen. It seems no instructions to use vxsat.

### HsiangKai updated this revision to Diff 242905. Feb 6 2020, 7:55 AM

•

Add the predicate for extension Zvqmac.

simoncook mentioned this in D73891: [RISCV] Support experimental/unratified extensions.

Feb 7 2020, 2:44 AM

p fpallares added a comment. Feb 14 2020, 8:46 AM

-

Thanks for addressing my comments <a>@HsiangKai</a></a>. After a closer look I've added some more inline comments, and some general ones too:

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile. nove instructions vmv<nf>r.v.

that are missing the register overlap constraints (see inline mParser::validateInstruction, as well as new tests.

- I've noticed you are using \${vm} for describing the mask arg on most instructions, but AFAICT \$vm is equally valid (e.g. You could write \$vd, \$vs2\$vm instead of \$vd, \$vs2\${vm}).
- We should probably recognize the assembler pseudo instructions defined in the ISA. Most can be implemented via InstAlias . I suggest to do this in another patch.
- Instruction from the Zvqmac extension instructions were added, should we add instructions for the other extensions as well? Otherwise we might want to restrict this patch to the base only.

# **☑** Ilvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp

**154** 

438

**→** 460

Following **@evandro** 's naming suggestions, this should probably be renamed to DecodeVRegisterClass.

# Ilvm/lib/Target/RISCV/RISCVInstrInfoV.td

→ 40 Whitespace missing before the colon.

→ 55 Ditto.

I don't see why setting hasSideEffects is necessary and setting mayStore is not enough, could you please elaborate a bit on this?

426 Whitespace missing before the colon.

I'd say those instructions need the @earlyclobber \$vd restriction too. Not because of the first source operand (since it has the same width as the destination), but because of the second (in the case of VWOP\_WV), or the mask (for VWOP\_WX).

Quoting section 11.2. Widening Vector Arithmetic Instructions:

The destination vector register group cannot overlap a source vector register group of a different element width (including the mask register if masked), otherwise an illegal instruction exception is raised.

This has the downside that the <code>earlyclobber</code> constraint is too coarse and will impose unnecessary restrictions by not allowing the destination to overlap with the first (wide) operand, even when the instruction is used unmasked. Maybe we can use the <code>earlyclobber</code> for now, and find a better solution for this in a later patch.

In section 11.3. Narrowing Vector Arithmetic Instructions we find the following paragraph:

The destination vector register group cannot overlap the first source vector register group (specified by vs2). The destination vector register group cannot overlap the mask register if used, unless LMUL=1. If either constraint is violated, an illegal instruction exception is raised.

From my understanding, this applies to VNSRL and VNSRA. In that case we need an @earlyclobber constraint here.

★ 480 Whitespace missing before the colon.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

on narrowing instructions apply to VNCLIP and VNCLIPU too.

ine comment above (for VWADD\_W and such), there is an overlap

restriction for these instructions too.

https://reviews.llvm.org/D69987

Whitespace missing before the colon.

661

I believe we are also missing the @earlyclobber \$vd overlap constraints for these narrowing conversions.

From section 14.17. Narrowing Floating-Point/Integer Type-Convert Instructions:

These instructions have the same constraints on vector register overlap as other narrowing instructions (see Narrowing Vector Arithmetic Instructions).

675

If I'm not mistaken, those instructions should have the @earlyclobber \$vd constraint too to avoid overlaps.

685

Ditto.

# Ilvm/lib/Target/RISCV/RISCVRegisterInfo.td

**5**0

My understanding is that here you specify minimum sizes (at least we will have one element of size ELEN ). As they stand, they are consistent with ELEN=64 . So far it is unclear to me what sizes we would want to use if we also want to support ELEN=32. I imagine we could reuse HwMode or something similar.

As far as the offsets are concerned I'd suggest setting them to -1 because we don't really know the offset where the hi part starts.

That said, you already mentioned that types are not that important in this patch.

# 

**→** 2

Looks like +v attribute gets passed twice. I'm also not sure we need +a and +c.

evandro added inline comments. Feb 18 2020, 9:22 AM

# 

**152** 

Indeed it doesn't:

If the base scalar ISA does not include floating-point, then a fcsr register is also added to hold mirrors of the vxsat and vxrm CSRs as explained below.

Which means that the instructions that take FP scalars should also depend on  $hasStdExt\{F|D\}$ . Likewise when the scalar is a 64 bit integer, hasRV64.

## ☑ Ilvm/lib/Target/RISCV/RISCVInstrInfoV.td

**→** 78

Right. It would be cleaner if they were moved to the respective base instruction class then. Just a suggestion.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

ecessary, since mayStore is indeed enough. The purpose of atch all when the rest of the instruction attributes miss some side

**535** 

For the sake of completeness.

rogfer01 added inline comments. Feb 18 2020, 1:00 PM **152** I don't think we have to do anything special with 64 bit: section 11.1 states what is the behaviour when XLEN is different than SEW. evandro added inline comments. Feb 18 2020, 1:24 PM **→** 152 Good point. 🐴 HsiangKai marked 3 inline comments as done. Feb 19 2020, 12:09 AM HsiangKai added inline comments. ☑ Ilvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp **154** The function name will be expected by TableGen as "Decode" + Record->getName().str() + "RegisterClass". It seems related to the name of register class. Currently, the name of RegisterClass for V-extension registers is "VR". **107** There is no default value for hasSideEffects, mayLoad, and mayStore in Instruction class. So, I specify these three values for V instructions. It follows the style in RISCVInstrInfo.td. I agree that we could give these attributes some default values in some base class for V instructions. I will try to refactor it. **→** 460 In current implementation for MC layer, there is no LMUL information in these instructions. So, if LMUL=1, there is no such restriction for them. I have a downstream patch to extend these instruction definitions for LMUL > 1. Maybe we could keep this MC implementation for LMUL=1 and extend it later. I will add comments for it. HsiangKai updated this revision to Diff 245339. Feb 19 2020, 12:19 AM Address some of **@fpallares** ' comments. HsiangKai updated this revision to Diff 245341. Feb 19 2020, 12:37 AM Remove Zvqmac extension. Keep this patch for base only. Your browser timezone setting differs from 2020, 12:47 AM the timezone setting in your profile, click to

☑ IIVM/IID/ Iarget/KISCV/KISCVINStrIntov.td

reconcile.

**460** 

Perhaps the wording in the spec is unclear here?

Looks like the following sentence does apply regardless of LMUL.

The destination vector register group cannot overlap the first source vector register group (specified by vs2).

While the sentence that follows it is clear that applies only to LMUL>1

The destination vector register group cannot overlap the mask register if used, unless LMUL=1

You also said that

I have a downstream patch to extend these instruction definitions for LMUL > 1

I'm curious here: did you use a Pseudo for that or somehow avoided the issue that they'd be encoded in the same way?

Thanks!

- fpallares marked an inline comment as done. Feb 19 2020, 2:23 AM
- **p fpallares** added inline comments.
- ☑ Ilvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  - **154**

I see, sorry for the noise.

**107** 

I was only referring tot he fact that has Side Effects here changed from 0 to 1 in a recent update of the patch. I don't really think a refactor is necessary here.

- HsiangKai marked 2 inline comments as done. Feb 19 2020, 7:33 PM
- HsiangKai added inline comments.

# 

**152** 

Yes, it is a problem about accessing fcsr if F extension is turned off. However, I found that there is vcsr in the latest version.

https://github.com/riscv/riscv-v-spec/commit/b25b643b9c29b4fde570293c64ca682a99a09f2a

So, I think we could keep V and F as separate unrelated extensions.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile. ctor floating point operations.

td

**460** 

I misunderstood the statements. Sorry for that. I will add earlyclobber for narrowing instructions. Thanks a lot.

About instruction definitions for LMUL > 1, I enable 'isCodeGenOnly' for these instructions to avoid encoding checking.

### HsiangKai updated this revision to Diff 245568. Feb 19 2020, 7:38 PM

-

- Add predicates for vector floating-point instructions.
- Add earlyclobber for narrowing instructions.
- HsiangKai updated this revision to Diff 245571. Feb 19 2020, 8:40 PM
- ### HsiangKai updated this revision to Diff 245577. Feb 19 2020, 10:01 PM

•

Update test cases.

- HsiangKai updated this revision to Diff 245579. Feb 19 2020, 10:18 PM
- p fpallares added inline comments. Mar 6 2020, 2:20 AM

**→** 6

Suggestion: If you use CHECK-LABEL between the regular CHECK you can avoid these directives to succeed by matching lines corresponding to a later instruction. Like this:

```
vsetvli a2, a0, e31
// CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024],m[1|2|4|8]
// CHECK-ERROR-LABEL: vsetvli a2, a0, e31
```

(Note the CHECK-LABEL is placed *after* the CHECK since it appears in this order in the output)

Without the CHECK-LABELS the test will still fail when something is wrong, but with them FileCheck will be able to point exactly where the problem occurred.

More info on this in the corresponding section of the FileCheck manual.

- HsiangKai marked an inline comment as done. Mar 10 2020, 8:43 AM
- HsiangKai added inline comments.

**>** 6

Got it. Thanks.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

**49399**. Mar 10 2020, 8:45 AM

•

In RISCVRegisterInfo.td, set offset of vector sub-registers to -1.

Harbormaster failed remote builds in B48696: Diff 249399! Mar 10 2020, 9:46 AM HsiangKai updated this revision to Diff 249833. Mar 11 2020, 10:18 PM Rewrite validateInstruction() in RISCVAsmParser.cpp. Use TSFlags to classify instructions' constraints. Update invalid.s test cases. Harbormaster failed remote builds in B48928: Diff 249833! Mar 11 2020, 11:18 PM HsiangKai updated this revision to Diff 254501. Thu, Apr 2, 6:27 AM • Rebase on master branch. Fix validInstruction() bugs. Update test cases. Harbormaster failed remote builds in B51467: Diff 254501! Thu, Apr 2, 7:01 AM HsiangKai updated this revision to Diff 254667. Thu, Apr 2, 6:23 PM • Fix clang-format errors. Rename variables according to LLVM Coding Standards. Harbormaster failed remote builds in B51573: Diff 254667! Thu, Apr 2, 7:00 PM HsiangKai updated this revision to Diff 258526. Sat, Apr 18, 8:48 AM Rebase master. • Make "V" extension as an experimental one. • This follows the design as discussed on the mailing lists in the following RFC: http://lists.llvm.org/pipermail/llvm-dev/2020-January/138364.html Herald added a project: clang. · View Herald Transcript Sat, Apr 18, 8:48 AM Herald added a subscriber: cfe-commits. · View Herald Transcript Harbormaster failed remote builds in B53851: Diff 258526! Sat, Apr 18, 9:09 AM **Revision Contents ■** Changeset List Similar **Files** History Commits **Path Packages** 

V.cpp (5 lines)


reconcile.

Your browser timezone setting differs from

the timezone setting in your profile, click to

- M Ilvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp (258 lines) M Ilvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp (36 lines) M Ilvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h (4 lines) M Ilvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp (24 lines) Ilvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp (20 lines) M M Ilvm/lib/Target/RISCV/RISCV.td (7 lines) M Ilvm/lib/Target/RISCV/RISCVInstrFormats.td (19 lines) A M Ilvm/lib/Target/RISCV/RISCVInstrFormatsV.td (300 lines) M Ilvm/lib/Target/RISCV/RISCVInstrInfo.h (22 lines) M Ilvm/lib/Target/RISCV/RISCVInstrInfo.td (1 line) A M Ilvm/lib/Target/RISCV/RISCVInstrInfoV.td (820 lines) M Ilvm/lib/Target/RISCV/RISCVRegisterInfo.td (104 lines) M Ilvm/lib/Target/RISCV/RISCVSchedRocket32.td (1 line) M Ilvm/lib/Target/RISCV/RISCVSchedRocket64.td (1 line) M Ilvm/lib/Target/RISCV/RISCVSubtarget.h (2 lines) M Ilvm/lib/Target/RISCV/RISCVSystemOperands.td (10 lines) M Ilvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h (2 lines) A M Ilvm/test/MC/RISCV/rvv/add.s (315 lines) A M Ilvm/test/MC/RISCV/rvv/and.s (45 lines) A M Ilvm/test/MC/RISCV/rvv/clip.s (81 lines) A M Ilvm/test/MC/RISCV/rvv/compare.s (249 lines) A M Ilvm/test/MC/RISCV/rvv/convert.s (189 lines) A M Ilvm/test/MC/RISCV/rvv/div.s (105 lines) A M Ilvm/test/MC/RISCV/rvv/fadd.s (81 lines) A M Ilvm/test/MC/RISCV/rvv/fcompare.s (129 lines) A M Ilvm/test/MC/RISCV/rvv/fdiv.s (45 lines) A M Ilvm/test/MC/RISCV/rvv/fmacc.s (297 lines) A M Ilvm/test/MC/RISCV/rvv/fminmax.s (57 lines) A M Ilvm/test/MC/RISCV/rvv/fmul.s (57 lines) Your browser timezone setting differs from the timezone setting in your profile, click to ines) reconcile.
- **A M** Ilvm/test/MC/RISCV/rvv/freduction.s (81 lines)

```
Ilvm/test/MC/RISCV/rvv/fsub.s (93 lines)
AM
       Ilvm/test/MC/RISCV/rvv/invalid.s (550 lines)
AM
AM
       Ilvm/test/MC/RISCV/rvv/load.s (339 lines)
       Ilvm/test/MC/RISCV/rvv/macc.s (189 lines)
AM
AM
       Ilvm/test/MC/RISCV/rvv/mask.s (141 lines)
AM
       Ilvm/test/MC/RISCV/rvv/minmax.s (105 lines)
AM
       Ilvm/test/MC/RISCV/rvv/mul.s (201 lines)
AM
       Ilvm/test/MC/RISCV/rvv/mv.s (63 lines)
AM
       Ilvm/test/MC/RISCV/rvv/or.s (45 lines)
AM
       Ilvm/test/MC/RISCV/rvv/others.s (141 lines)
AM
       Ilvm/test/MC/RISCV/rvv/reduction.s (129 lines)
AM
       Ilvm/test/MC/RISCV/rvv/shift.s (261 lines)
AM
       Ilvm/test/MC/RISCV/rvv/sign-injection.s (81 lines)
AM
       Ilvm/test/MC/RISCV/rvv/snippet.s (32 lines)
       Ilvm/test/MC/RISCV/rvv/store.s (207 lines)
AM
AM
       Ilvm/test/MC/RISCV/rvv/sub.s (285 lines)
AM
       Ilvm/test/MC/RISCV/rvv/vsetvl.s (21 lines)
AM
       Ilvm/test/MC/RISCV/rvv/xor.s (45 lines)
```



```
74
 72
                             ▲ Show 20 Lines • Show All 321 Lines • ▼ Show 20 Line(s)
394
    396
                HasD = true;
395
    397
                break;
396
    398
              case 'c':
397
    399
                Features.push_back("+c");
398 400
                break;
              case 'b':
399
    401
400
    402
                Features.push_back("+experimental-b");
    403
401
               break;
    404
              case 'v':
    405
                Features.push_back("+experimental-v");
    406
                break;
402
    407
403
    408
404
    409
              // Consume full extension name and version, including any optional '_'
              // between this extension and the next
405 410
406 411
              ++I;
    412
              I += Major.size();
407
408
    413
              if (Minor.size())
409
    414
                I += Minor.size() + 1 /*'p'*/;
                            ▲ Show 20 Lines • Show All 248 Lines • Show Last 20 Lines
clang/test/Driver/riscv-arch.c
                                                                                      ■ View Options
                           Show First 20 Lines • Show All 354 Lines • ▼ Show 20 Line(s)
    355 // RUN: %clang -target riscv32-unknown-elf -march=rv32izbb0p92 -menable-experimental-extensio
355
         ns -### %s \
356
         // RUN: -fsyntax-only 2>&1 | FileCheck -check-prefix=RV32-EXPERIMENTAL-ZBB %s
    356
357
    357
          // RV32-EXPERIMENTAL-ZBB: "-target-feature" "+experimental-zbb"
    358
358
359
    359 // RUN: %clang -target riscv32-unknown-elf -march=rv32izbb0p92_zbp0p92 -menable-experimental-
         extensions -### %s \
         // RUN: -fsyntax-only 2>&1 | FileCheck -check-prefix=RV32-EXPERIMENTAL-ZBB-ZBP %s
360
    360
361
         // RV32-EXPERIMENTAL-ZBB-ZBP: "-target-feature" "+experimental-zbb"
    362 // RV32-EXPERIMENTAL-ZBB-ZBP: "-target-feature" "+experimental-zbp"
362
    363
    364
         // RUN: %clang -target riscv32-unknown-elf -march=rv32iv -### %s \
    365 // RUN: -fsyntax-only 2>&1 | FileCheck -check-prefix=RV32-EXPERIMENTAL-V-NOFLAG %s
    366 // RV32-EXPERIMENTAL-V-NOFLAG: error: invalid arch name 'rv32iv'
         // RV32-EXPERIMENTAL-V-NOFLAG: requires '-menable-experimental-extensions'
    367
    368
    369 // RUN: %clang -target riscv32-unknown-elf -march=rv32iv -menable-experimental-extensions -##
          # %s \
    370 // RUN: -fsyntax-only 2>&1 | FileCheck -check-prefix=RV32-EXPERIMENTAL-V-NOVERS %s
    371
         // RV32-EXPERIMENTAL-V-NOVERS: error: invalid arch name 'rv32iv'
    372 // RV32-EXPERIMENTAL-V-NOVERS: experimental extension requires explicit version number
    373
    374
         // RUN: %clang -target riscv32-unknown-elf -march=rv32iv0p1 -menable-experimental-extensions
          -### %s \
         // RUN: -fsyntax-only 2>&1 | FileCheck -check-prefix=RV32-EXPERIMENTAL-V-BADVERS %s
    375
    376 // RV32-EXPERIMENTAL-V-BADVERS: error: invalid arch name 'rv32iv0p1'
         // RV32-EXPERIMENTAL-V-BADVERS: unsupported version number 0.1 for experimental extension
    378
```

https://reviews.llvm.org/D69987

reconcile.

Your browser timezone setting differs from the timezone setting in your profile, click to unknown-elf -march=rv32iv0p8 -menable-experimental-extensions

leCheck -check-prefix=RV32-EXPERIMENTAL-V-GOODVERS %s

: "-target-feature" "+experimental-v"

# **☐** Ilvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp

**■ View Options** 

```
1
         //==-- RISCVAsmParser.cpp - Parse RISCV assembly to MCInst instructions --==//
  2
      2 //
  3
      3
         // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
         // See https://llvm.org/LICENSE.txt for license information.
  4
  5
      5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
  6
      6 //
  7
      7
  8
      8
  9
      9 #include "MCTargetDesc/RISCVAsmBackend.h"
 10
     10 #include "MCTargetDesc/RISCVMCExpr.h"
 11
     11
         #include "MCTargetDesc/RISCVMCTargetDesc.h"
     12 #include "MCTargetDesc/RISCVTargetStreamer.h"
 12
     13 #include "RISCVInstrInfo.h"
     14 #include "TargetInfo/RISCVTargetInfo.h"
13
 14
         #include "Utils/RISCVBaseInfo.h"
     16 #include "Utils/RISCVMatInt.h"
 15
     17 #include "llvm/ADT/STLExtras.h"
 16
         #include "llvm/ADT/SmallBitVector.h"
     18
 17
     19
         #include "llvm/ADT/SmallVector.h"
 18
     20 #include "llvm/ADT/Statistic.h"
19
     21 #include "llvm/ADT/StringSwitch.h"
 20
     22 #include "llvm/CodeGen/Register.h"
     23 #include "llvm/MC/MCAssembler.h"
 21
 22
     24 #include "llvm/MC/MCContext.h"
     25 #include "llvm/MC/MCExpr.h"
 23
         #include "llvm/MC/MCInst.h"
 24
                             ▲ Show 20 Lines • Show All 98 Lines • ▼ Show 20 Line(s)
123
    125
                                     MCStreamer &Out, bool HasTmpReg);
    126
124
125 127
           // Checks that a PseudoAddTPRel is using x4/tp in its second input operand.
126
    128
            // Enforcing this using a restricted register class for the second input
127 | 129
           // operand of PseudoAddTPRel results in a poor diagnostic due to the fact
128 130
           // 'add' is an overloaded mnemonic.
           bool checkPseudoAddTPRel(MCInst &Inst, OperandVector &Operands);
129
    131
130 132
    133
           // Check instruction constraints.
    134
           bool validateInstruction(MCInst &Inst, OperandVector &Operands);
    135
131 136
           /// Helper for processing MC instructions that have been successfully matched
132 137
           /// by MatchAndEmitInstruction. Modifications to the emitted instructions,
133 | 138
           /// like the expansion of pseudo instructions (e.g., "li"), can be performed
           /// in this method.
134
    139
135 | 140
           bool processInstruction(MCInst &Inst, SMLoc IDLoc, OperandVector &Operands,
136 141
                                    MCStreamer &Out);
137
    142
138 143
         // Auto-generated instruction matching functions
          #define GET ASSEMBLER HEADER
139
    145
          #include "RISCVGenAsmMatcher.inc"
140
141
    146
    147
           OperandMatchResultTy parseCSRSystemRegister(OperandVector &Operands);
142
           OperandMatchResultTy parseImmediate(OperandVector &Operands);
143
    148
    149
           OperandMatchResultTy parseRegister(OperandVector &Operands,
144
                                               bool AllowParens = false);
  Your browser timezone setting differs from
                                         OpBaseReg(OperandVector &Operands);
  the timezone setting in your profile, click to
                                         micMemOp(OperandVector &Operands);
  reconcile.
                                         randWithModifier(OperandVector &Operands);
           OperandMatchResultTy parseBareSymbol(OperandVector &Operands);
149 154
```

```
Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.
```

struct RegOp {

https://reviews.llvm.org/D69987

```
254
     264
              Register RegNum;
255
     265
            };
256
     266
257
     267
            struct ImmOp {
258
     268
              const MCExpr *Val;
259
     269
            };
     270
260
     271
261
            struct SysRegOp {
262
     272
              const char *Data;
263
     273
              unsigned Length;
     274
264
              unsigned Encoding;
265
     275
              // FIXME: Add the Encoding parsed fields as needed for checks,
266
     276
              // e.g.: read/write or user/supervisor/machine privileges.
     277
267
            };
268
     278
     279
            enum class VSEW {
     280
              SEW 8 = 0,
              SEW_16,
     281
     282
              SEW_32,
     283
              SEW_64,
     284
              SEW_128,
              SEW 256,
     285
     286
              SEW 512,
              SEW_1024,
     287
     288
            };
     289
     290
            enum class VLMUL { LMUL_1 = 0, LMUL_2, LMUL_4, LMUL_8 };
     291
     292
            struct VTypeOp {
     293
              VSEW Sew;
              VLMUL Lmul;
     294
              unsigned Encoding;
     295
     296
            };
     297
                                                                                       Not Done
                                                                                                          ×
                 rogfer01
            K
            You will have to replace this with another one VType otherwise clang (at least 7.0) will reject this code.
            l suggest VTypeOp .
269
     298
            SMLoc StartLoc, EndLoc;
     299
270
            union {
271
     300
              StringRef Tok;
272
     301
              RegOp Reg;
273
     302
              ImmOp Imm;
274
     303
              struct SysRegOp SysReg;
     304
              struct VTypeOp VType;
                                                                                       Not Done
                 rogfer01
            VTypeOp VType; should do here
275
     305
            };
276
     306
277
     307
            RISCVOperand(KindTy K) : MCParsedAsmOperand(), Kind(K) {}
  Your browser timezone setting differs from
  the timezone setting in your profile, click to
                                            nd &o) : MCParsedAsmOperand() {
  reconcile.
282
     312
               IsRV64 = o.IsRV64;
```

```
283
    313
              StartLoc = o.StartLoc;
284
    314
              EndLoc = o.EndLoc;
285
    315
              switch (Kind) {
286
    316
              case KindTy::Register:
287
    317
                Reg = o.Reg;
288 318
                break;
289
    319
              case KindTy::Immediate:
290 320
                Imm = o.Imm;
291 321
                break;
292 322
              case KindTy::Token:
293
    323
                Tok = o.Tok;
294
    324
                break;
295
    325
              case KindTy::SystemRegister:
296
    326
                SysReg = o.SysReg;
297
    327
                break;
     328
              case KindTy::VType:
     329
                VType = o.VType;
     330
                break;
298
     331
              }
299
    332
            }
300
    333
301
    334
            bool isToken() const override { return Kind == KindTy::Token; }
302
    335
            bool isReg() const override { return Kind == KindTy::Register; }
     336
            bool isV0Reg() const {
     337
              return Kind == KindTy::Register && Reg.RegNum == RISCV::V0;
     338
     339
            bool isImm() const override { return Kind == KindTy::Immediate; }
303
     340
            bool isMem() const override { return false; }
304
    341
            bool isSystemRegister() const { return Kind == KindTy::SystemRegister; }
305
     342
            bool isVType() const { return Kind == KindTy::VType; }
    343
306
307
    344
            bool isGPR() const {
    345
308
              return Kind == KindTy::Register &&
309
     346
                     RISCVMCRegisterClasses[RISCV::GPRRegClassID].contains(Reg.RegNum);
310
    347
            }
311
    348
312
    349
            static bool evaluateConstantImm(const MCExpr *Expr, int64_t &Imm,
313
    350
                                             RISCVMCExpr::VariantKind &VK) {
                             ▲ Show 20 Lines • Show All 67 Lines • ▼ Show 20 Line(s)
381
    418
              if (!isImm() | evaluateConstantImm(getImm(), Imm, VK))
382
    419
                return false;
383
    420
              return RISCVAsmParser::classifySymbolRef(getImm(), VK, Imm) &&
384 421
                     VK == RISCVMCExpr::VK_RISCV_TPREL_ADD;
385 422
            }
386
    423
387
    424
            bool isCSRSystemRegister() const { return isSystemRegister(); }
388 425
     426
            bool isVTypeI() const { return isVType(); }
     427
    428
389
            /// Return true if the operand is a valid for the fence instruction e.g.
390
   429
            /// ('iorw').
391 430
            bool isFenceArg() const {
392 431
              if (!isImm())
393 432
                return false;
394 433
              const MCExpr *Val = getImm();
305 121
             auto *SVal - dvn cast<MCSvmbolRefExpr>(Val);
                                          ) != MCSymbolRefExpr::VK_None)
  Your browser timezone setting differs from
  the timezone setting in your profile, click to
                                          s • Show All 91 Lines • ▼ Show 20 Line(s)
  reconcile.
                                         = RISCVMCExpr::VK RISCV None;
489 528
              if (!isImm())
```

```
490
     529
                return false;
491
     530
              bool IsConstantImm = evaluateConstantImm(getImm(), Imm, VK);
492
     531
              return IsConstantImm && isUInt<5>(Imm) && (Imm != 0) &&
493
     532
                      VK == RISCVMCExpr::VK RISCV None;
     533
494
            }
     534
495
     535
            bool isSImm5() const {
     536
              if (!isImm())
     537
                return false;
     538
              RISCVMCExpr::VariantKind VK = RISCVMCExpr::VK_RISCV_None;
     539
              int64 t Imm;
              bool IsConstantImm = evaluateConstantImm(getImm(), Imm, VK);
     540
     541
              return IsConstantImm && isInt<5>(Imm) && VK == RISCVMCExpr::VK_RISCV_None;
     542
     543
496
     544
            bool isSImm6() const {
497
     545
              if (!isImm())
498
     546
                return false;
              RISCVMCExpr::VariantKind VK = RISCVMCExpr::VK_RISCV_None;
499
     547
500
     548
              int64_t Imm;
501
     549
              bool IsConstantImm = evaluateConstantImm(getImm(), Imm, VK);
     550
502
              return IsConstantImm && isInt<6>(Imm) &&
503
     551
                VK == RISCVMCExpr::VK_RISCV_None;
                              ▲ Show 20 Lines • Show All 176 Lines • ▼ Show 20 Line(s)
680
     728
              return Imm.Val;
681
     729
            }
682
     730
     731
683
            StringRef getToken() const {
     732
              assert(Kind == KindTy::Token && "Invalid type access!");
684
     733
              return Tok;
685
686
     734
            }
     735
687
     736
            static StringRef getSEWStr(VSEW Sew) {
     737
              switch (Sew) {
              default:
     738
                                                                                      Not Done
                                                                                                         ×
           KK
                 rogfer01
            This label is unneeded because this switch is covering all of them.
            As per the llvm coding standards you dont't want a default in this case.
            Also the formatting is unusal, make sure you run clang-format to the new code you contribute.
     739
                 llvm_unreachable("SEW must be [8|16|32|64|128|256|512|1024]");
     740
              case VSEW::SEW 8:
     741
                return "e8";
     742
              case VSEW::SEW 16:
                return "e16";
     743
     744
              case VSEW::SEW 32:
     745
                return "e32";
     746
              case VSEW::SEW_64:
     747
                 return "e64";
     748
              case VSEW::SEW_128:
     749
                return "e128";
  Your browser timezone setting differs from
  the timezone setting in your profile, click to
  reconcile.
     754
              case VSEW::SEW_1024:
```

```
755
                return "e1024";
                                                                                       ✓ Done
                                                                                                        ×
           K
                 evandro
            This should be the default case for the switch above.
     756
              }
     757
            }
     758
     759
            static StringRef getLMULStr(VLMUL Lmul) {
     760
              switch (Lmul) {
                                                                                     Not Done
                 rogfer01
                                                                                                        ×
            Ditto.
     761
              default:
     762
                llvm_unreachable("LMUL must be [1|2|4|8]");
              case VLMUL::LMUL_1:
     763
                return "m1";
     764
     765
              case VLMUL::LMUL_2:
                return "m2";
     766
     767
              case VLMUL::LMUL_4:
     768
                return "m4";
     769
              case VLMUL::LMUL_8:
                                                                                       ✓ Done
                 evandro
            Ditto.
     770
                return "m8";
     771
              }
     772
            }
                 kito-cheng
                                                                                     Not Done
                                                                                                         ×
           K
            Indention seems weird for getSEWStr and getLMULStr?
     773
     774
            StringRef getVType(SmallVectorImpl<char> &Out) const {
     775
              assert(Kind == KindTy::VType && "Invalid access!");
     776
              Twine VTypeStr(getSEWStr(VType.Sew));
     777
              VTypeStr.concat(Twine(","));
              VTypeStr.concat(Twine(getLMULStr(VType.Lmul)));
     778
     779
     780
              return VTypeStr.toStringRef(Out);
     781
            }
     782
688
     783
            void print(raw_ostream &OS) const override {
              switch (Kind) {
689
     784
690
     785
              case KindTy::Immediate:
691
     786
                OS << *getImm();
     787
692
                break;
693
     788
              case KindTy::Register:
694
     789
                OS << "<register x";
  Your browser timezone setting differs from
  the timezone setting in your profile, click to
  reconcile.
699 794
                break;
```

```
700
     795
              case KindTy::SystemRegister:
701
     796
                 OS << "<sysreg: " << getSysReg() << '>';
702
     797
                 break;
     798
               case KindTy::VType:
     799
                 SmallVector<char, 8> VTypeBuf;
                 OS << "<vtype: " << getVType(VTypeBuf) << '>';
     800
     801
                 break;
703
     802
              }
704
     803
            }
705
     804
     805
            static std::unique_ptr<RISCVOperand> createToken(StringRef Str, SMLoc S,
706
707
     806
                                                                 bool IsRV64) {
708
     807
              auto Op = std::make_unique<RISCVOperand>(KindTy::Token);
     808
709
              0p \rightarrow Tok = Str;
710
     809
              Op->StartLoc = S;
                                               Show All 28 Lines
739
     838
              Op->SysReg.Data = Str.data();
740
     839
              Op->SysReg.Length = Str.size();
741
              Op->SysReg.Encoding = Encoding;
     840
742
     841
              Op->StartLoc = S;
743
     842
              Op \rightarrow IsRV64 = IsRV64;
744
     843
              return Op;
745
     844
746
     845
     846
            static std::unique_ptr<RISCVOperand> createVType(APInt Sew, APInt Lmul,
     847
                                                                 SMLoc S, bool IsRV64) {
     848
              auto Op = std::make_unique<RISCVOperand>(KindTy::VType);
              Sew.ashrInPlace(3);
     849
     850
              unsigned SewLog2 = Sew.logBase2();
     851
              unsigned LmulLog2 = Lmul.logBase2();
                                                                                        ✓ Done
                 evandro
                                                                                                          ×
            Avoid calling logBase2() multiple times.
     852
              Op->VType.Sew = static_cast<VSEW>(SewLog2);
                                                                                        ✓ Done
           K
                 evandro
            Ditto.
     853
              Op->VType.Lmul = static_cast<VLMUL>(LmulLog2);
     854
              Op->VType.Encoding = (SewLog2 << 2) | LmulLog2;
     855
              Op->StartLoc = S;
     856
              Op \rightarrow IsRV64 = IsRV64;
     857
               return Op;
     858
            }
     859
747
     860
            void addExpr(MCInst &Inst, const MCExpr *Expr) const {
     861
               assert(Expr && "Expr shouldn't be null!");
748
749
     862
              int64_t Imm = 0;
750
     863
              RISCVMCExpr::VariantKind VK = RISCVMCExpr::VK RISCV None;
751
     864
              bool IsConstant = evaluateConstantImm(Expr, Imm, VK);
752
     865
753 866
              if (IsConstant)
                                            ::createImm(Imm));
  Your browser timezone setting differs from
  the timezone setting in your profile, click to
                                               Show All 31 Lines
  reconcile.
                                            createImm(Imm));
     900
787
            }
```

```
788
      901
 789
      902
             void addCSRSystemRegisterOperands(MCInst &Inst, unsigned N) const {
 790
     903
               assert(N == 1 && "Invalid number of operands!");
 791
      904
               Inst.addOperand(MCOperand::createImm(SysReg.Encoding));
 792
     905
             }
     906
 793
      907
             void addVTypeIOperands(MCInst &Inst, unsigned N) const {
      908
               assert(N == 1 && "Invalid number of operands!");
      909
               Inst.addOperand(MCOperand::createImm(VType.Encoding));
      910
             }
      911
 794
      912
             // Returns the rounding mode represented by this RISCVOperand. Should only
 795
     913
             // be called after checking isFRMArg.
 796
     914
             RISCVFPRndMode::RoundingMode getRoundingMode() const {
 797
     915
               // isFRMArg has validated the operand, meaning this cast is safe.
 798 916
               auto SE = cast<MCSymbolRefExpr>(getImm());
 799
     917
               RISCVFPRndMode::RoundingMode FRM =
     918
                   RISCVFPRndMode::stringToRoundingMode(SE->getSymbol().getName());
 800
 801
     919
               assert(FRM != RISCVFPRndMode::Invalid && "Invalid rounding mode");
                              ▲ Show 20 Lines • Show All 61 Lines • ▼ Show 20 Line(s)
 863
     981
 864
     982
             auto Result =
               MatchInstructionImpl(Operands, Inst, ErrorInfo, MissingFeatures,
 865
     983
 866
     984
                                     MatchingInlineAsm);
 867
     985
             switch (Result) {
 868
     986
             default:
 869
      987
               break;
     988
 870
             case Match_Success:
      989
               if (validateInstruction(Inst, Operands))
      990
                 return true;
 871
     991
               return processInstruction(Inst, IDLoc, Operands, Out);
 872
     992
             case Match_MissingFeature: {
 873
     993
               assert(MissingFeatures.any() && "Unknown missing features!");
     994
 874
               bool FirstFeature = true;
 875
     995
               std::string Msg = "instruction requires the following:";
 876 996
               for (unsigned i = 0, e = MissingFeatures.size(); i != e; ++i) {
     997
                 if (MissingFeatures[i]) {
 877
                   Msg += FirstFeature ? " " : ", ";
 878
     998
                              ▲ Show 20 Lines • Show All 156 Lines • ▼ Show 20 Line(s)
1035 1155
             case Match_InvalidCallSymbol: {
               SMLoc ErrorLoc = ((RISCVOperand &)*Operands[ErrorInfo]).getStartLoc();
1036 1156
1037 1157
               return Error(ErrorLoc, "operand must be a bare symbol name");
1038 1158
             }
1039 1159
             case Match InvalidTPRelAddSymbol: {
               SMLoc ErrorLoc = ((RISCVOperand &)*Operands[ErrorInfo]).getStartLoc();
1040 1160
1041 1161
               return Error(ErrorLoc, "operand must be a symbol with %tprel_add modifier");
1042 1162
             }
     1163
             case Match InvalidVTypeI: {
                                                                                      ✓ Done
                  evandro
             Please, rename to Match InvalidVTypeI.
               SMLoc ErrorLoc = ((RISCVOperand &)*Operands[ErrorInfo]).getStartLoc();
     1164
   Your browser timezone setting differs from
                                           be e[8|16|32|64|128|256|512|1024],m[1|2|4|8]");
   the timezone setting in your profile, click to
   reconcile.
                                           er: {
```

```
evandro
                                                                                      ✓ Done
             Please, rename to Match InvalidVMaskRegister.
     1169
               SMLoc ErrorLoc = ((RISCVOperand &)*Operands[ErrorInfo]).getStartLoc();
               return Error(ErrorLoc, "operand must be v0.t");
     1170
     1171
             }
1043 1172
             }
1044 1173
1045 1174
             llvm_unreachable("Unknown match type detected!");
1046 1175
           }
1047 1176
1048 1177 // Attempts to match Name as a register (either using the default name or
1049 1178 // alternative ABI names), setting RegNo to the matching register. Upon
1050 1179 // failure, returns true and sets RegNo to 0. If IsRV32E then registers
                              ▲ Show 20 Lines • Show All 333 Lines • ▼ Show 20 Line(s)
1384 1513
             // is an identifier and is followed by a comma.
             if (getLexer().is(AsmToken::Identifier) &&
1385 1514
1386 1515
                 getLexer().peekTok().is(AsmToken::Comma))
1387 1516
               return MatchOperand_NoMatch;
1388 1517
1389 1518
             return parseImmediate(Operands);
1390 1519
           }
1391 1520
     1521
           OperandMatchResultTy RISCVAsmParser::parseVTypeI(OperandVector &Operands) {
             SMLoc S = getLoc();
     1522
                  evandro
                                                                                      ✓ Done
                                                                                                       ×
            K
             Please, rename to parseVTypeI().
     1523
             if (getLexer().getKind() != AsmToken::Identifier)
     1524
               return MatchOperand_NoMatch;
     1525
     1526
             // Parse "e8,m1"
     1527
             StringRef Name = getLexer().getTok().getIdentifier();
     1528
             if (!Name.consume_front("e"))
     1529
               return MatchOperand NoMatch;
     1530
             APInt Sew(16, Name, 10);
     1531
             if (Sew != 8 && Sew != 16 && Sew != 32 && Sew != 64 && Sew != 128 &&
     1532
                 Sew != 256 && Sew != 512 && Sew != 1024)
     1533
               return MatchOperand_NoMatch;
     1534
             getLexer().Lex();
     1535
             if (getLexer().getKind() == AsmToken::EndOfStatement) {
     1536
     1537
               Operands.push_back(
     1538
                   RISCVOperand::createVType(Sew, APInt(16, 1), S, isRV64()));
     1539
     1540
               return MatchOperand Success;
     1541
             }
     1542
     1543
             if (!getLexer().is(AsmToken::Comma))
     1544
               return MatchOperand_NoMatch;
     1545
             getLexer().Lex();
   Your browser timezone setting differs from
                                           tIdentifier();
   the timezone setting in your profile, click to
   reconcile.
     1550
             APInt Lmul(16, Name, 10);
```

```
1551
             if (Lmul != 1 && Lmul != 2 && Lmul != 4 && Lmul != 8)
     1552
               return MatchOperand_NoMatch;
     1553
             getLexer().Lex();
     1554
     1555
             if (getLexer().getKind() != AsmToken::EndOfStatement)
               return MatchOperand_NoMatch;
     1556
     1557
     1558
             Operands.push_back(RISCVOperand::createVType(Sew, Lmul, S, isRV64()));
     1559
     1560
             return MatchOperand_Success;
     1561
           }
     1562
     1563
           OperandMatchResultTy RISCVAsmParser::parseMaskReg(OperandVector &Operands) {
     1564
             switch (getLexer().getKind()) {
     1565
             default:
                  evandro
                                                                                      ✓ Done
                                                                                                       ×
            K
             Please, rename to parseMaskReg().
               return MatchOperand NoMatch;
     1566
             case AsmToken::Identifier:
     1567
     1568
               StringRef Name = getLexer().getTok().getIdentifier();
     1569
               if (!Name.consume_back(".t")) {
     1570
                 Error(getLoc(), "expected '.t' suffix");
     1571
                 return MatchOperand_ParseFail;
     1572
               }
     1573
               Register RegNo;
               matchRegisterNameHelper(isRV32E(), RegNo, Name);
     1574
     1575
     1576
               if (RegNo == RISCV::NoRegister)
                 rogfer01
                                                                                    Not Done
                                                                                                       ×
            Shouldn't we check that RegNo == RISCV::V0 here? I tried with
              vadd.vv v3, v4, v5, v0.t
              vadd.vv v3, v4, v5, v4.t
            and I got
              vadd.vv v3, v4, v5, v0.t
                                                 # encoding: [0xd7,0x81,0x42,0x00]
              vadd.vv v3, v4, v5, v4.t
                                                 # encoding: [0xd7,0x81,0x42,0x00]
            This doesn't seem right, does it?
     1577
                 return MatchOperand NoMatch;
     1578
               if (RegNo != RISCV::V0)
                 return MatchOperand_NoMatch;
     1579
     1580
               SMLoc S = getLoc();
     1581
               SMLoc E = SMLoc::getFromPointer(S.getPointer() - 1);
     1582
               getLexer().Lex();
     1583
               Operands.push_back(RISCVOperand::createReg(RegNo, S, E, isRV64()));
     1584
   Your browser timezone setting differs from
   the timezone setting in your profile, click to
   reconcile.
1392 1589 OperandMatchResultTy
```

```
© D69987 [RISCV] Assemble/Disassemble v-ext instructions.
1393 1590
           RISCVAsmParser::parseMemOpBaseReg(OperandVector &Operands) {
1394 1591
             if (getLexer().isNot(AsmToken::LParen)) {
               Error(getLoc(), "expected '('");
1395 1592
               return MatchOperand_ParseFail;
1396 1593
1397 1594
             }
1398 1595
1399 1596
             getParser().Lex(); // Eat '('
                                                Show All 28 Lines
1428 1625
             // operand that is silently dropped.
1429 1626
             //
1430 1627
             // Instead, we use this custom parser. This will: allow (and discard) an
```

```
// offset if it is zero; require (and discard) parentheses; and add only the
1431 1628
1432 1629
            // parsed register operand to `Operands`.
1433 1630
            //
            // These operands are printed with RISCVInstPrinter::printAtomicMemOp, which
1434 1631
1435 1632
            // will only print the register surrounded by parentheses (which GNU as also
1436 1633
            // uses as its canonical representation for these operands).
```

#### 144 rogfer01

**Not Done** 



Could this encoding logic be in RISCVOperand::createVType itself?

You would have to pass sew and 1mul without doing logBase2() here and the call in line 1395 would set 1 mul = 1.

```
1437 1634
            std::unique_ptr<RISCVOperand> OptionalImmOp;
1438 1635
            if (getLexer().isNot(AsmToken::LParen)) {
1439 1636
              // Parse an Integer token. We do not accept arbritrary constant expressions
1440 1637
1441 1638
               // in the offset field (because they may include parens, which complicates
1442 1639
               // parsing a lot).
```

#### 14 **fpallares**

**Not Done** 



There is an issue here: we are accepting an instruction like vadd. vv v1, v2, v3, v0 (without .t suffix). This happens because RISCVAsmParser::parseOperand falls back to parse a register if a specific parsing like this function returns MatchOperand NoMatch.

I've been looking into how to fix that and I believe we can diagnose an error here doing something like this:

```
if (!Name.consume_back(".t")) {
  Error(getLoc(), "expected '.t' suffix");
  return MatchOperand ParseFail;
```

In summary:

- v0. t is accepted by the current parser, this is already OK.
- things like v0. or v0. x will be rejected by the proposed change.
- things like v4.t are already rejected by the PredicateMethod of VRMaskAsmOperand. I'd

suggest adding a DiagnosticType in VRMaskAsmOperand in tablegen(RISCVInstrInfoV.td)

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

se diagnostic.

```
HsiangKai Author
                                                                                          ✓ Done
             It makes sense. I will modify the patch according to your comments. Thanks a lot.
1443 1640
                int64_t ImmVal;
                SMLoc ImmStart = getLoc();
1444 1641
1445 1642
                if (getParser().parseIntToken(ImmVal,
1446 1643
                                                 "expected '(' or optional integer offset"))
1447 1644
                  return MatchOperand_ParseFail;
1448 1645
1449 1646
                // Create a RISCVOperand for checking later (so the error messages are
1450 1647
                // nicer), but we don't add it to Operands.
                               ▲ Show 20 Lines • Show All 588 Lines • ▼ Show 20 Line(s)
2039 2236
                SMLoc ErrorLoc = ((RISCVOperand &)*Operands[3]).getStartLoc();
2040 2237
                return Error(ErrorLoc, "the second input operand must be tp/x4 when using "
                                         "%tprel_add modifier");
2041 2238
2042 2239
             }
2043 2240
2044 2241
             return false;
2045 2242
           }
2046 2243
     2244
           std::unique_ptr<RISCVOperand> RISCVAsmParser::defaultMaskRegOp() const {
                                                                                        Not Done
                                                                                                           ×
             K
                  rogfer01
             You plan to add tests for the erros diagnosed in this function as well, right?
                   HsiangKai Author
                                                                                          ✓ Done
                                                                                                           ×
             Yes, I will add more tests for these invalid combinations later.
     2245
             return RISCVOperand::createReg(RISCV::NoRegister, llvm::SMLoc(),
     2246
                                               11vm::SMLoc(), isRV64());
     2247
           }
     2248
           bool RISCVAsmParser::validateInstruction(MCInst &Inst,
     2249
     2250
                                                        OperandVector &Operands) {
     2251
              const MCInstrDesc &MCID = MII.get(Inst.getOpcode());
                                                                                        Not Done
                                                                                                           ×
             144
                  fpallares
              Operands [1] here might be an out-of-bounds access for some instructions with less than 2 operators
             (e.g. RISCV:: JALR).
                   HsiangKai Author
                                                                                          ✓ Done
            К
                                                                                                           ×
             Operands[0] in OperandVector will be operator. Operands[1] will be the first operand.
             If there is an instruction with no operand, it might be an out-of-bounds access.
             I will change the default location to point to operator. Thanks.
   Your browser timezone setting differs from
                                             onstraintOffset) & RISCV::ConstraintMask;
   the timezone setting in your profile, click to
                                             onstraint)
   reconcile.
     2256
```

```
2257
             unsigned DestReg = Inst.getOperand(0).getReg();
     2258
             // Operands[1] will be the first operand, DestReg.
     2259
             SMLoc Loc = Operands[1]->getStartLoc();
     2260
             if ((TargetFlags == RISCV::WidenV) | (TargetFlags == RISCV::WidenW) | |
     2261
                 (TargetFlags == RISCV::SlideUp) | (TargetFlags == RISCV::Vrgather) |
                 (TargetFlags == RISCV::Vcompress)) {
     2262
     2263
               if (TargetFlags != RISCV::WidenW) {
     2264
                 unsigned Src2Reg = Inst.getOperand(1).getReg();
     2265
                 if (DestReg == Src2Reg)
     2266
                   return Error(Loc, "The destination vector register group cannot overlap"
                                       " the source vector register group.");
     2267
     2268
               }
     2269
               if (Inst.getOperand(2).isReg()) {
     2270
                 unsigned Src1Reg = Inst.getOperand(2).getReg();
     2271
                 if (DestReg == Src1Reg)
     2272
                   return Error(Loc, "The destination vector register group cannot overlap"
                                      " the source vector register group.");
     2273
     2274
               }
     2275
               if (Inst.getNumOperands() == 4) {
     2276
                 unsigned MaskReg = Inst.getOperand(3).getReg();
     2277
                 if (DestReg == MaskReg)
     2278
     2279
                   return Error(Loc, "The destination vector register group cannot overlap"
     2280
                                      " the mask register.");
     2281
               }
     2282
             } else if (TargetFlags == RISCV::Narrow) {
     2283
               unsigned Src2Reg = Inst.getOperand(1).getReg();
     2284
               if (DestReg == Src2Reg)
     2285
                 return Error(Loc, "The destination vector register group cannot overlap"
     2286
                                    " the source vector register group.");
     2287
             } else if (TargetFlags == RISCV::WidenCvt | TargetFlags == RISCV::Iota) {
     2288
               unsigned Src2Reg = Inst.getOperand(1).getReg();
               if (DestReg == Src2Reg)
     2289
     2290
                 return Error(Loc, "The destination vector register group cannot overlap"
     2291
                                    " the source vector register group.");
     2292
               if (Inst.getNumOperands() == 3) {
     2293
                 unsigned MaskReg = Inst.getOperand(2).getReg();
     2294
     2295
                 if (DestReg == MaskReg)
     2296
                   return Error(Loc, "The destination vector register group cannot overlap"
     2297
                                       ' the mask register.");
     2298
               }
     2299
             }
     2300
             return false;
                                                                                     Not Done
                  rogfer01
            There is a macro LLVM FALLTHROUGH for these cases. You can use it here and in the later occurrences
             of a similar comment.
     2301
           }
     2302
2047 2303
           bool RISCVAsmParser::processInstruction(MCInst &Inst, SMLoc IDLoc,
2048 2304
                                                    OperandVector &Operands,
2049 2305
                                                     MCStreamer &Out) {
2050 2306
            Inst setloc(IDLoc):
26
   Your browser timezone setting differs from
26
   the timezone setting in your profile, click to
26
  reconcile.
2004 2010
               ureak,
```

```
▲ Show 20 Lines • Show All 92 Lines • Show Last 20 Lines
```

# llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp

**■ View Options** 

```
Show All 12 Lines
 13
      13 #include "MCTargetDesc/RISCVMCTargetDesc.h"
      14 #include "TargetInfo/RISCVTargetInfo.h"
 14
     15 #include "Utils/RISCVBaseInfo.h"
 15
     16 #include "llvm/CodeGen/Register.h"
 16
     17 #include "llvm/MC/MCContext.h"
 17
18
     18 #include "llvm/MC/MCDisassembler/MCDisassembler.h"
          #include "llvm/MC/MCFixedLenDisassembler.h"
 19
      19
      20 #include "llvm/MC/MCInst.h"
 20
      21 #include "llvm/MC/MCInstrInfo.h"
     22 #include "llvm/MC/MCRegisterInfo.h"
 21
 22
         #include "llvm/MC/MCSubtargetInfo.h"
      24 #include "llvm/Support/Endian.h"
 23
          #include "llvm/Support/TargetRegistry.h"
 24
      25
 25
      26
 26
      27
          using namespace llvm;
 27
      28
 28
      29
          #define DEBUG_TYPE "riscv-disassembler"
 29
      30
 30
      31
          typedef MCDisassembler::DecodeStatus DecodeStatus;
 31
      32
32
      33
          namespace {
          class RISCVDisassembler : public MCDisassembler {
 33
      34
            std::unique_ptr<MCInstrInfo const> const MCII;
      35
      36
 34
 35
      37
          public:
            RISCVDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx)
 36
                : MCDisassembler(STI, Ctx) {}
 37
      38
            RISCVDisassembler(const MCSubtargetInfo &STI, MCContext &Ctx,
                               MCInstrInfo const *MCII)
      39
      40
                : MCDisassembler(STI, Ctx), MCII(MCII) {}
 38
      41
 39
      42
            DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
 40
      43
                                         ArrayRef<uint8 t> Bytes, uint64 t Address,
      44
                                         raw_ostream &CStream) const override;
 41
 42
      45
          };
 43
      46
          } // end anonymous namespace
 44
      47
 45
      48
          static MCDisassembler *createRISCVDisassembler(const Target &T,
 46
      49
                                                           const MCSubtargetInfo &STI,
 47
      50
                                                           MCContext &Ctx) {
 48
            return new RISCVDisassembler(STI, Ctx);
      51
            return new RISCVDisassembler(STI, Ctx, T.createMCInstrInfo());
49
      52
          }
 50
      53
          extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVDisassembler() {
 51
      54
 52
      55
            // Register the disassembler for each target.
            TargetRegistry::RegisterMCDisassembler(getTheRISCV32Target(),
 53
      56
 54
      57
                                                     createRISCVDisassembler);
            TargetRegistry::RegisterMCDisassembler(getTheRISCV64Target(),
 55
      58
 56
                                                     createRISCVDisassembler);
  Your browser timezone setting differs from
                                           s • Show All 86 Lines • ▼ Show 20 Line(s)
  the timezone setting in your profile, click to
  reconcile.
145 148
```

```
146
     149
            Register Reg = RISCV::X8 + RegNo;
            Inst.addOperand(MCOperand::createReg(Reg));
147
     150
            return MCDisassembler::Success;
148
     151
149
     152
          }
150
     153
     154
          static DecodeStatus DecodeVRRegisterClass(MCInst &Inst, uint64_t RegNo,
           K
                 fpallares
                                                                                      Not Done
                                                                                                         ×
            Following @evandro 's naming suggestions, this should probably be renamed to
            {\tt DecodeVRegisterClass}.
                 HsiangKai Author
                                                                                       ✓ Done
            The function name will be expected by TableGen as "Decode" + Record->getName().str() +
            "RegisterClass" . It seems related to the name of register class. Currently, the name of RegisterClass
            for V-extension registers is "VR".
                 fpallares
                                                                                       ✓ Done
                                                                                                         ×
            I see, sorry for the noise.
     155
                                                       uint64_t Address,
     156
                                                       const void *Decoder) {
     157
            if (RegNo >= 32)
     158
              return MCDisassembler::Fail;
     159
     160
            Register Reg = RISCV::V0 + RegNo;
            Inst.addOperand(MCOperand::createReg(Reg));
     161
     162
            return MCDisassembler::Success;
     163
          }
     164
          static DecodeStatus decodeVMaskReg(MCInst &Inst, uint64_t RegNo,
     165
                 evandro
                                                                                       ✓ Done
            Please, rename to decodeVMaskReg().
     166
                                               uint64_t Address, const void *Decoder) {
            Register Reg = RISCV::NoRegister;
     167
            switch (RegNo) {
     168
     169
            default:
     170
              return MCDisassembler::Fail;
     171
            case 0:
     172
              Reg = RISCV::V0;
     173
              break;
     174
            case 1:
     175
              break;
     176
            }
     177
            Inst.addOperand(MCOperand::createReg(Reg));
            return MCDisassembler::Success;
     178
     179
          }
  Your browser timezone setting differs from
                                           nstructions *SP compressed instructions. The SP
  the timezone setting in your profile, click to
                                           oded in the instruction.
  reconcile
                                           Inst, int64 t Address, const void *Decoder) {
154
     184
            if (Inst.getOpcode() == RISCV::C_LWSP || Inst.getOpcode() == RISCV::C_SWSP ||
```

```
2020/4/20
                                         © D69987 [RISCV] Assemble/Disassemble v-ext instructions.
   155 185
                    Inst.getOpcode() == RISCV::C_LDSP || Inst.getOpcode() == RISCV::C_SDSP ||
   156
        186
                    Inst.getOpcode() == RISCV::C FLWSP ||
                    Inst.getOpcode() == RISCV::C_FSWSP ||
        187
   157
   158 188
                    Inst.getOpcode() == RISCV::C_FLDSP ||
                                 ▲ Show 20 Lines • Show All 214 Lines • Show Last 20 Lines
    Ilvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h
                                                                                            ■ View Options
                                                  Show All 35 Lines
                void printCSRSystemRegister(const MCInst *MI, unsigned OpNo,
    36
         36
    37
         37
                                             const MCSubtargetInfo &STI, raw_ostream &O);
    38
         38
                void printFenceArg(const MCInst *MI, unsigned OpNo,
    39
         39
                                    const MCSubtargetInfo &STI, raw_ostream &O);
         40
                void printFRMArg(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
    40
    41
         41
                                  raw ostream &O);
         42
                void printAtomicMemOp(const MCInst *MI, unsigned OpNo,
    42
    43
         43
                                       const MCSubtargetInfo &STI, raw_ostream &O);
          44
                void printVTypeI(const MCInst *MI, unsigned OpNo, const MCSubtargetInfo &STI,
          45
                                  raw_ostream &0);
                void printVMaskReg(const MCInst *MI, unsigned OpNo,
          46
               144
                    evandro
                                                                                          ✓ Done
                Please, rename to printVMaskReg().
          47
                                    const MCSubtargetInfo &STI, raw_ostream &O);
         48
    44
         49
                // Autogenerated by tblgen.
    45
                void printInstruction(const MCInst *MI, uint64_t Address,
    46
         50
                                       const MCSubtargetInfo &STI, raw ostream &O);
    47
         51
         52
                bool printAliasInstr(const MCInst *MI, uint64_t Address,
    48
    49
         53
                                      const MCSubtargetInfo &STI, raw_ostream &O);
                void printCustomAliasOperand(const MCInst *MI, uint64_t Address,
    50
          54
    51
          55
                                              unsigned OpIdx, unsigned PrintMethodIdx,
                                              const MCSubtargetInfo &STI, raw_ostream &O);
    52
          56
    53
         57
                static const char *getRegisterName(unsigned RegNo);
                static const char *getRegisterName(unsigned RegNo, unsigned AltIdx);
    54
         58
    55
         59
             };
    56
         60
             } // namespace llvm
    57
          61
    58
         62
             #endif
    llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp
                                                                                            ■ View Options
                                Show First 20 Lines • Show All 144 Lines • ▼ Show 20 Line(s)
   145 145
        146
                assert(MO.isReg() && "printAtomicMemOp can only print register operands");
   146
                0 << "(";
   147
        147
   148 148
                printRegName(0, MO.getReg());
                0 << ")";
   149
        149
   150
        150
                return;
   151 | 151 | }
   152 152
                                              peI(const MCInst *MI, unsigned OpNo,
      Your browser timezone setting differs from
                                                  const MCSubtargetInfo &STI, raw_ostream &O) {
      the timezone setting in your profile, click to
                                              (OpNo).getImm();
      reconcile.
                                             √x7;
                unsigned Lmul = Imm & 0x3;
        157
```

```
158
     159
            Lmul = 0x1 << Lmul;
     160
            Sew = 0x1 << (Sew + 3);
            0 << "e" << Sew << ",m" << Lmul;</pre>
     161
     162
          }
     163
     164
          void RISCVInstPrinter::printVMaskReg(const MCInst *MI, unsigned OpNo,
                                                                                       ✓ Done
                                                                                                        ×
           K
                 evandro
            Please, rename to printVMaskReg().
     165
                                                 const MCSubtargetInfo &STI,
     166
                                                 raw_ostream &O) {
     167
            const MCOperand &MO = MI->getOperand(OpNo);
     168
            assert(MO.isReg() && "printVMaskReg can only print register operands");
     169
     170
            if (MO.getReg() == RISCV::NoRegister)
     171
              return;
            0 << ", ";
     172
            printRegName(0, MO.getReg());
     173
     174
            0 << ".t";
     175
          }
     176
153
    177
          const char *RISCVInstPrinter::getRegisterName(unsigned RegNo) {
154
    178
            return getRegisterName(RegNo, ArchRegNames ? RISCV::NoRegAltName
155
    179
                                                          : RISCV::ABIRegAltName);
156
    180
          }
Ilvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp
                                                                                         ■ View Options
                             Show First 20 Lines • Show All 74 Lines • ▼ Show 20 Line(s)
 75
      75
 76
      76
            unsigned getImmOpValueAsr1(const MCInst &MI, unsigned OpNo,
 77
      77
                                         SmallVectorImpl<MCFixup> &Fixups,
 78
      78
                                         const MCSubtargetInfo &STI) const;
 79
      79
 80
      80
            unsigned getImmOpValue(const MCInst &MI, unsigned OpNo,
                                     SmallVectorImpl<MCFixup> &Fixups,
 81
      81
      82
                                     const MCSubtargetInfo &STI) const;
 82
      83
      84
            unsigned getVMaskReg(const MCInst &MI, unsigned OpNo,
                                                                                       ✓ Done
                                                                                                        ×
                 evandro
            Please, rename to getVMaskReg().
      85
                                  SmallVectorImpl<MCFixup> &Fixups,
                                  const MCSubtargetInfo &STI) const;
      86
 83
      87
          };
 84
          } // end anonymous namespace
      88
 85
      89
          MCCodeEmitter *llvm::createRISCVMCCodeEmitter(const MCInstrInfo &MCII,
 86
      90
 87
      91
                                                           const MCRegisterInfo &MRI,
                                                           MCContext &Ctx) {
  Your browser timezone setting differs from
                                           (Ctx, MCII);
  the timezone setting in your profile, click to
  reconcile.
                              <u>Show 20 Linesses Show All 278 Lineseses Show 20 Line(s)</u>
```

```
369
     373
              MCFixup::create(0, Dummy, MCFixupKind(RISCV::fixup_riscv_relax),
370
     374
                               MI.getLoc()));
371
     375
               ++MCNumFixups;
372
     376
373
     377
374
     378
            return 0;
     379
375
          }
376
     380
          unsigned RISCVMCCodeEmitter::getVMaskReg(const MCInst &MI, unsigned OpNo,
     381
     382
                                                      SmallVectorImpl<MCFixup> &Fixups,
                                                      const MCSubtargetInfo &STI) const {
     383
     384
            MCOperand MO = MI.getOperand(OpNo);
     385
            assert(MO.isReg() && "Expected a register.");
     386
     387
            switch (MO.getReg()) {
     388
            default:
              llvm_unreachable("Invalid mask register.");
     389
            case RISCV::V0:
     390
     391
              return 0;
     392
            case RISCV::NoRegister:
     393
              return 1;
     394
     395
          }
     396
377
     397
          #include "RISCVGenMCCodeEmitter.inc"
□ Ilvm/lib/Target/RISCV/RISCV.td
                                                                                          ■ View Options
                             Show First 20 Lines • Show All 141 Lines • ▼ Show 20 Line(s)
142
     142
          def FeatureRVCHints
143
     143
     144
              : SubtargetFeature<"rvc-hints", "EnableRVCHintInstrs", "true",
144
                                   "Enable RVC Hint Instructions.">;
     145
145
          def HasRVCHints : Predicate<"Subtarget->enableRVCHintInstrs()">,
146
     146
147
     147
                                        AssemblerPredicate<(all_of FeatureRVCHints),
148
     148
                                        "RVC Hint Instructions">;
149
     149
          def FeatureStdExtV
     150
     151
               : SubtargetFeature<"experimental-v", "HasStdExtV", "true",
                                   "'V' (Vector Instructions)">;
     152
                                                                                      Not Done
                 evandro
                                                                                                         ×
            Should it also imply FeatureStdExtD?
           K
                 HsiangKai Author
                                                                                        ✓ Done
                                                                                                         ×
            I didn't find that V will imply D extension. Could you indicate the description in spec about this?
                                                                                      Not Done
                                                                                                         ×
                 evandro
            Indeed it doesn't:
  Your browser timezone setting differs from
                                           clude floating-point, then a fcsr register is also added to hold
  the timezone setting in your profile, click to
  reconcile.
                                            CSRs as explained below.
```

```
Which means that the instructions that take FP scalars should also depend on \ hasStdExt\left\{ F\mid D\right\}.
            Likewise when the scalar is a 64 bit integer, hasRV64.
                                                                                        Not Done
           K
                 rogfer01
            I don't think we have to do anything special with 64 bit: section 11.1 states what is the behaviour when
            XLEN is different than SEW.
                                                                                        Not Done
                 evandro
                                                                                                            ×
            Good point. A
                 HsiangKai Author
                                                                                          ✓ Done
            Yes, it is a problem about accessing fcsr if F extension is turned off. However, I found that there is vcsr
            in the latest version.
            https://github.com/riscv/riscv-v-spec/commit/b25b643b9c29b4fde570293c64ca682a99a09f2a
            So, I think we could keep V and F as separate unrelated extensions.
            I will add predicates for vector floating point operations.
          def HasStdExtV : Predicate<"Subtarget->hasStdExtV()">,
    153
    154
                                        AssemblerPredicate<(all of FeatureStdExtV),
                                                                                                            ×
           K
                 fpallares
                                                                                          ✓ Done
            Since D69899 was committed, we should add the feature name in the AssemblerPredicate
            parameter and update the missing feature error messages in the tests. Like this:
              def HasStdExtV : Predicate<"Subtarget->hasStdExtV()">,
                                           AssemblerPredicate<"FeatureStdExtV",
                                            "'V' (Vector Instructions)">;
    155
                                        "'V' (Vector Instructions)">;
    156
          def Feature64Bit
    157
               : SubtargetFeature<"64bit", "HasRV64", "true", "Implements RV64">;
    158
          def IsRV64 : Predicate<"Subtarget->is64Bit()">,
    159
    160
                                   AssemblerPredicate<(all_of Feature64Bit),
    161
                                   "RV64I Base Instruction Set">;
    162
          def IsRV32 : Predicate<"!Subtarget->is64Bit()">,
    163
                                   AssemblerPredicate<(all_of (not Feature64Bit)),
                                   "RV32I Base Instruction Set">;
    164
                              ▲ Show 20 Lines • Show All 78 Lines • Show Last 20 Lines
Ilvm/lib/Target/RISCV/RISCVInstrFormats.td
                                                                                            ■ View Options
  Your browser timezone setting differs from
                                            es • Show All 43 Lines • ▼ Show 20 Line(s)
  the timezone setting in your profile, click to
                                            at<11>;
  reconcile.
                                            at<12>;
          def InstFormatCS
     46
                                 : InstFormat<13>;
```

150

151

152

153

154

155

156

157

```
47
         def InstFormatCA
47
                               : InstFormat<14>;
48
     48
         def InstFormatCB
                               : InstFormat<15>;
49
    49
         def InstFormatCJ
                               : InstFormat<16>;
50
     50
         def InstFormatOther
                               : InstFormat<17>;
51
    51
         class RISCVVConstraint<bits<4> val> {
     52
     53
           bits<4> Value = val;
     54
         }
         def NoConstraint : RISCVVConstraint<0>;
     55
     56
         def WidenV
                         : RISCVVConstraint<1>;
     57
         def WidenW
                           : RISCVVConstraint<2>;
         def WidenCvt
     58
                          : RISCVVConstraint<3>;
     59
         def QuadWiden
                          : RISCVVConstraint<4>;
     60
         def Narrow
                          : RISCVVConstraint<5>;
         def Iota
                           : RISCVVConstraint<6>;
        def SlideUp
     62
                          : RISCVVConstraint<7>;
     63
         def Vrgather
                           : RISCVVConstraint<8>;
         def Vcompress
                           : RISCVVConstraint<9>;
     64
     65
52
     66
        // The following opcode names match those given in Table 19.1 in the
53
    67
         // RISC-V User-level ISA specification ("RISC-V base opcode map").
         class RISCVOpcode<bits<7> val> {
54
     68
55
     69
           bits<7> Value = val;
56
    70
         }
57
    71
         def OPC_LOAD
                            : RISCVOpcode<0b0000011>;
58
     72
         def OPC_LOAD_FP
                            : RISCVOpcode<0b0000111>;
    73
         def OPC_MISC_MEM : RISCVOpcode<0b0001111>;
59
         def OPC OP IMM
                            : RISCVOpcode<0b0010011>;
60
         def OPC_AUIPC
                            : RISCVOpcode<0b0010111>;
    75
61
62
    76
         def OPC OP IMM 32 : RISCVOpcode<0b0011011>;
         def OPC_STORE
                            : RISCVOpcode<0b0100011>;
63
    77
64
    78
         def OPC STORE FP : RISCVOpcode<0b0100111>;
         def OPC_AMO
                            : RISCVOpcode<0b0101111>;
65
     79
    80
         def OPC OP
                            : RISCVOpcode<0b0110011>;
66
67
    81
         def OPC LUI
                            : RISCVOpcode<0b0110111>;
         def OPC_OP_32
                            : RISCVOpcode<0b0111011>;
68
    82
69
    83
         def OPC MADD
                            : RISCVOpcode<0b1000011>;
70
    84
         def OPC_MSUB
                            : RISCVOpcode<0b1000111>;
71
    85
         def OPC NMSUB
                            : RISCVOpcode<0b1001011>;
         def OPC NMADD
                            : RISCVOpcode<0b1001111>;
72
    86
73
     87
         def OPC OP FP
                            : RISCVOpcode<0b1010011>;
     88
         def OPC OP V
                            : RISCVOpcode<0b1010111>;
74
    89
         def OPC BRANCH
                            : RISCVOpcode<0b1100011>;
75
     90
         def OPC JALR
                            : RISCVOpcode<0b1100111>;
76
    91
         def OPC_JAL
                            : RISCVOpcode<0b1101111>;
77
     92
         def OPC SYSTEM
                            : RISCVOpcode<0b1110011>;
78
    93
79
     94
         class RVInst<dag outs, dag ins, string opcodestr, string argstr,</pre>
    95
                       list<dag> pattern, InstFormat format>
80
81
     96
             : Instruction {
                                             Show All 12 Lines
    109
           let Namespace = "RISCV";
94
95
    110
96
   111
           dag OutOperandList = outs;
   112
           dag InOperandList = ins;
          let AsmString - oncodestr # "\t" # argstr;
 Your browser timezone setting differs from
 the timezone setting in your profile, click to
 reconcile.
                                          ue;
    11/
```

```
// Defaults
    118
    119
           RISCVVConstraint RVVConstraint = NoConstraint;
    120
           let TSFlags{8-5} = RVVConstraint.Value;
102
    121 }
103 122
104 | 123 | // Pseudo instructions
105 124
         class Pseudo<dag outs, dag ins, list<dag> pattern, string opcodestr = "", string argstr = "">
106 125
             : RVInst<outs, ins, opcodestr, argstr, pattern, InstFormatPseudo>,
107 126
               Sched<[]> {
108 127
           let isPseudo = 1;
109 128
           let isCodeGenOnly = 1;
```

▲ Show 20 Lines • Show All 206 Lines • Show Last 20 Lines

# ■ Ilvm/lib/Target/RISCV/RISCVInstrFormatsV.td

**■ View Options** 

This file was added.

```
1 //==-- RISCVInstrFormatsV.td - RISCV V Instruction Formats --*- tablegen -*-=//
   3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
   4 // See https://llvm.org/LICENSE.txt for license information.
   5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
   6
   7 //===-----
   8 //
   9
      // This file describes the RISC-V V extension instruction formats.
  10
      //
  11 | //===------====//
  12
  13 class RISCVVFormat<bits<3> val> {
  14
       bits<3> Value = val;
  15 }
  16 def OPIVV : RISCVVFormat<0b000>;
      def OPFVV : RISCVVFormat<0b001>;
  18 | def OPMVV : RISCVVFormat<0b010>;
  19 def OPIVI : RISCVVFormat<0b011>;
  20 def OPIVX : RISCVVFormat<0b100>;
  21 def OPFVF : RISCVVFormat<0b101>;
  22 def OPMVX : RISCVVFormat<0b110>;
  23
      class RISCVMOP<bits<3> val> {
  24
  25
      bits<3> Value = val;
  26 }
  27 def MOPLDUnitStrideU : RISCVMOP<0b000>;
  28 def MOPLDStridedU : RISCVMOP<0b010>;
  29 def MOPLDIndexedU : RISCVMOP<0b011>;
  30 def MOPLDUnitStrideS : RISCVMOP<0b100>;
  31
      def MOPLDStridedS : RISCVMOP<0b110>;
  32 def MOPLDIndexedS : RISCVMOP<0b111>;
  33
  34 def MOPSTUnitStride : RISCVMOP<0b000>;
  35 def MOPSTStrided
                         : RISCVMOP<0b010>;
  36 def MOPSTIndexedOrder: RISCVMOP<0b011>;
      def MOPSTIndexedUnOrd: RISCVMOP<0b111>;
Your browser timezone setting differs from
```

the timezone setting in your profile, click to reconcile.

<u>| uer Lomoroniicacriue . kiacviao</u>MOP<0b00000>;

```
43 def LUMOPUnitStrideWholeReg : RISCVLSUMOP<0b01000>;
    def LUMOPUnitStrideFF: RISCVLSUMOP<0b10000>;
45
    def SUMOPUnitStride : RISCVLSUMOP<0b00000>;
    def SUMOPUnitStrideWholeReg : RISCVLSUMOP<0b01000>;
46
47
48 | class RISCVWidth<bits<3> val> {
49
     bits<3> Value = val;
50
   }
51 def LSWidthVByte : RISCVWidth<0b000>;
52 def LSWidthVHalf : RISCVWidth<0b101>;
    def LSWidthVWord : RISCVWidth<0b110>;
53
   def LSWidthVSEW : RISCVWidth<0b111>;
54
55
56 | class RVInstSetVLi<dag outs, dag ins, string opcodestr, string argstr>
        : RVInst<outs, ins, opcodestr, argstr, [], InstFormatl> {
57
58
     bits<5> rs1;
     bits<5> rd;
59
      bits<11> vtypei;
60
61
62
      let Inst\{31\} = 0;
63
     let Inst{30-20} = vtypei;
64
      let Inst{19-15} = rs1;
     let Inst{14-12} = 0b111;
65
      let Inst{11-7} = rd;
67
      let Opcode = OPC_OP_V.Value;
68
69
     let Defs = [VTYPE, VL];
70
   }
71
72
    class RVInstSetVL<dag outs, dag ins, string opcodestr, string argstr>
        : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
73
74
      bits<5> rs2;
75
     bits<5> rs1;
76
     bits<5> rd;
77
78
      let Inst{31} = 1;
79
      let Inst{30-25} = 0b000000;
80
      let Inst\{24-20\} = rs2;
      let Inst{19-15} = rs1;
      let Inst{14-12} = 0b111;
82
83
      let Inst{11-7} = rd;
84
      let Opcode = OPC_OP_V.Value;
85
86
      let Defs = [VTYPE, VL];
87
   }
88
89
    class RVInstVV<bits<6> funct6, RISCVVFormat opv, dag outs, dag ins,
90
                   string opcodestr, string argstr>
91
        : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
92
      bits<5> vs2;
      bits<5> vs1;
93
94
      bits<5> vd;
95
      bit vm;
96
97
      let Inst{31-26} = funct6;
98
      let Inst{25} = vm;
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

```
103 let Opcode = OPC_OP_V.Value;
```

```
104
  105
         let Uses = [VTYPE, VL];
  106
       }
  107
       class RVInstVX<bits<6> funct6, RISCVVFormat opv, dag outs, dag ins,
  108
  109
                        string opcodestr, string argstr>
  110
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  111
         bits<5> vs2;
  112
         bits<5> rs1;
  113
         bits<5> vd;
  114
         bit vm;
  115
  116
         let Inst{31-26} = funct6;
  117
         let Inst{25} = vm;
  118
         let Inst{24-20} = vs2;
  119
         let Inst{19-15} = rs1;
         let Inst{14-12} = opv.Value;
  120
         let Inst{11-7} = vd;
  121
  122
         let Opcode = OPC_OP_V.Value;
  123
  124
         let Uses = [VTYPE, VL];
  125
       }
  126
  127
       class RVInstV2<br/>bits<6> funct6, bits<5> vs2, RISCVVFormat opv, dag outs, dag ins,
  128
                        string opcodestr, string argstr>
  129
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
         bits<5> rs1;
  130
         bits<5> vd;
  131
         bit vm;
  132
  133
         let Inst{31-26} = funct6;
  134
  135
         let Inst{25} = vm;
         let Inst{24-20} = vs2;
  136
  137
         let Inst{19-15} = rs1;
  138
         let Inst{14-12} = opv.Value;
         let Inst{11-7} = vd;
  139
  140
         let Opcode = OPC_OP_V.Value;
  141
  142
         let Uses = [VTYPE, VL];
       }
  143
  144
  145
       class RVInstIVI<bits<6> funct6, dag outs, dag ins, string opcodestr,
                        string argstr>
  146
  147
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  148
         bits<5> vs2;
  149
         bits<5> imm;
  150
         bits<5> vd;
         bit vm;
  151
  152
  153
         let Inst{31-26} = funct6;
  154
         let Inst{25} = vm;
  155
         let Inst{24-20} = vs2;
  156
         let Inst{19-15} = imm;
  157
         let Inst{14-12} = 0b011;
  158
         let Inst{11-7} = vd;
  159
         let Opcode = OPC_OP_V.Value;
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
```

164 class RVInstV<bits<6> funct6, bits<5> vs1, RISCVVFormat opv, dag outs,

```
165
                      dag ins, string opcodestr, string argstr>
  166
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  167
         bits<5> vs2;
         bits<5> vd;
  168
         bit vm;
  169
  170
  171
         let Inst{31-26} = funct6;
  172
         let Inst{25} = vm;
  173
         let Inst{24-20} = vs2;
  174
         let Inst{19-15} = vs1;
  175
         let Inst{14-12} = opv.Value;
  176
         let Inst\{11-7\} = vd;
  177
         let Opcode = OPC_OP_V.Value;
  178
  179
         let Uses = [VTYPE, VL];
  180
       }
  181
       class RVInstVLU<bits<3> nf, RISCVMOP mop, RISCVLSUMOP lumop,
  182
  183
                        RISCVWidth width, dag outs, dag ins, string opcodestr,
  184
                        string argstr>
  185
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  186
         bits<5> rs1;
  187
         bits<5> vd;
  188
         bit vm;
  189
  190
         let Inst{31-29} = nf;
         let Inst{28-26} = mop.Value;
  191
  192
         let Inst{25} = vm;
         let Inst{24-20} = lumop.Value;
  193
  194
         let Inst{19-15} = rs1;
         let Inst{14-12} = width.Value;
  195
  196
         let Inst{11-7} = vd;
         let Opcode = OPC_LOAD_FP.Value;
  197
  198
  199
         let Uses = [VTYPE, VL];
       }
  200
  201
  202
       class RVInstVLS<bits<3> nf, RISCVMOP mop, RISCVWidth width,
                        dag outs, dag ins, string opcodestr, string argstr>
  203
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  204
  205
         bits<5> rs2;
  206
         bits<5> rs1;
  207
         bits<5> vd;
  208
         bit vm;
  209
  210
         let Inst{31-29} = nf;
         let Inst{28-26} = mop.Value;
  211
  212
         let Inst{25} = vm;
  213
         let Inst\{24-20\} = rs2;
  214
         let Inst{19-15} = rs1;
         let Inst{14-12} = width.Value;
  215
  216
         let Inst{11-7} = vd;
         let Opcode = OPC_LOAD_FP.Value;
  217
  218
  219
         let Uses = [VTYPE, VL];
  220
       }
Your browser timezone setting differs from
                                        CVMOP mop, RISCVWidth width,
the timezone setting in your profile, click to
                                        ns, string opcodestr, string argstr>
reconcile.
                                        tr, argstr, [], InstFormatR> {
```

225 bits<5> vs2;

```
226
         bits<5> rs1;
  227
         bits<5> vd;
  228
         bit vm;
  229
  230
         let Inst{31-29} = nf;
         let Inst{28-26} = mop.Value;
  231
  232
         let Inst{25} = vm;
  233
         let Inst{24-20} = vs2;
  234
         let Inst{19-15} = rs1;
  235
         let Inst{14-12} = width.Value;
  236
         let Inst{11-7} = vd;
         let Opcode = OPC_LOAD_FP.Value;
  237
  238
  239
         let Uses = [VTYPE, VL];
  240
       }
  241
       class RVInstVSU<bits<3> nf, RISCVMOP mop, RISCVLSUMOP sumop,
  242
  243
                        RISCVWidth width, dag outs, dag ins, string opcodestr,
  244
                        string argstr>
  245
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  246
         bits<5> rs1;
  247
         bits<5> vs3;
  248
         bit vm;
  249
  250
         let Inst{31-29} = nf;
  251
         let Inst{28-26} = mop.Value;
  252
         let Inst{25} = vm;
         let Inst{24-20} = sumop.Value;
  253
  254
         let Inst{19-15} = rs1;
  255
         let Inst{14-12} = width.Value;
         let Inst{11-7} = vs3;
  256
  257
         let Opcode = OPC_STORE_FP.Value;
  258
  259
         let Uses = [VTYPE, VL];
  260
       }
  261
  262
        class RVInstVSS<bits<3> nf, RISCVMOP mop, RISCVWidth width,
  263
                        dag outs, dag ins, string opcodestr, string argstr>
            : RVInst<outs, ins, opcodestr, argstr, [], InstFormatR> {
  264
  265
         bits<5> rs2;
  266
         bits<5> rs1;
  267
         bits<5> vs3;
  268
         bit vm;
  269
  270
         let Inst{31-29} = nf;
  271
         let Inst{28-26} = mop.Value;
  272
         let Inst\{25\} = vm;
         let Inst\{24-20\} = rs2;
  273
  274
         let Inst{19-15} = rs1;
  275
         let Inst{14-12} = width.Value;
  276
         let Inst{11-7} = vs3;
  277
         let Opcode = OPC STORE FP.Value;
  278
  279
         let Uses = [VTYPE, VL];
  280
       }
  281
                                        CVMOP mop, RISCVWidth width,
Your browser timezone setting differs from
                                        ns, string opcodestr, string argstr>
the timezone setting in your profile, click to
                                        tr, argstr, [], InstFormatR> {
reconcile.
  286
         bits<5> rs1;
```

```
287
            bits<5> vs3;
     288
            bit vm;
     289
     290
            let Inst{31-29} = nf;
     291
            let Inst{28-26} = mop.Value;
     292
            let Inst{25} = vm;
     293
            let Inst{24-20} = vs2;
     294
            let Inst{19-15} = rs1;
     295
            let Inst{14-12} = width.Value;
     296
            let Inst{11-7} = vs3;
            let Opcode = OPC_STORE_FP.Value;
     297
     298
     299
            let Uses = [VTYPE, VL];
     300
          }
 Ilvm/lib/Target/RISCV/RISCVInstrInfo.h
                                                                                      ■ View Options
                            Show First 20 Lines • Show All 127 Lines • ▼ Show 20 Line(s)
            // Insert a call to an outlined function into a given basic block.
 128
     128
 129
     129
            virtual MachineBasicBlock::iterator
            insertOutlinedCall(Module &M, MachineBasicBlock &MBB,
 130 130
 131 | 131
                               MachineBasicBlock::iterator &It, MachineFunction &MF,
 132
     132
                               const outliner::Candidate &C) const override;
 133
     133
          protected:
 134
     134
           const RISCVSubtarget &STI;
 135
     135
          };
 136
           }
     136
     137
          namespace RISCV {
          // Match with the definitions in RISCVInstrFormatsV.td
     138
     139
          enum RVVConstraintType {
     140
            NoConstraint = 0,
     141
            WidenV = 1,
     142
            WidenW = 2
     143
            WidenCvt = 3,
     144
            QuadWiden = 4,
     145
            Narrow = 5,
     146
            Iota = 6,
     147
            SlideUp = 7,
     148
            Vrgather = 8,
     149
            Vcompress = 9,
     150
     151
            ConstraintOffset = 5,
     152
            ConstraintMask = 0b1111
     153
          };
     154
          } // end namespace RISCV
     155
          } // end namespace llvm
     156
 137
     157
          #endif
 ■ Ilvm/lib/Target/RISCV/RISCVInstrInfo.td
                                                                                      ■ View Options
                            Show First 20 Lines • Show All 1159 Lines • ▼ Show 20 Line(s)
1160 1160 //===-----====//
11
   Your browser timezone setting differs from
11
   the timezone setting in your profile, click to
11
   reconcile.
1165 1165 include "RISCVInstrInfoD.td"
```

```
1166 | 1166 | include "RISCVInstrInfoC.td"

1167 | 1167 | include "RISCVInstrInfoB.td"

1168 | include "RISCVInstrInfoV.td"
```

# ■ Ilvm/lib/Target/RISCV/RISCVInstrInfoV.td

**■ View Options** 

This file was added.

```
1 //==-- RISCVInstrInfoV.td - RISC-V 'V' instructions -----*- tablegen -*-===//
   2 //
   3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
   4 // See https://llvm.org/LICENSE.txt for license information.
   5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
   6 //
   7 //===------
   8 ///
   9
     /// This file describes the RISC-V instructions from the standard 'V',
  10 /// Vector instruction set extension.
  11 ///
  12 //==-----===//
  14 include "RISCVInstrFormatsV.td"
  15
     //===-----
  16
  17
     // Operand and SDNode transformation definitions.
  18 //===----===//
  19
  20 def VTypeIAsmOperand : AsmOperandClass {
       let Name = "VTypeI";
  21
  22
       let ParserMethod = "parseVTypeI";
       let DiagnosticType = "InvalidVTypeI";
  23
  24
     }
  25
  26 def VTypeIOp : Operand<XLenVT> {
  27
       let ParserMatchClass = VTypeIAsmOperand;
  28
       let PrintMethod = "printVTypeI";
       let DecoderMethod = "decodeUImmOperand<11>";
  29
  30 }
  31
  32 def VRegAsmOperand : AsmOperandClass {
       let Name = "RVVRegOpOperand";
                                                                  ✓ Done
       K
          evandro
       Please, rename to VRegAsmOperand.
       let RenderMethod = "addRegOperands";
  34
       let PredicateMethod = "isReg";
  35
       let ParserMethod = "parseRegister";
  36
  37
  38
  39
     def VRegOp : RegisterOperand<VR> {
       let ParserMatchClass = VRegAsmOperand;
  40
                                                                   ✓ Done
           evandro
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
```

```
fpallares
                                                                              Not Done
         Whitespace missing before the colon.
   41
         let PrintMethod = "printOperand";
   42
       }
   43
       def VMaskAsmOperand : AsmOperandClass {
   44
         let Name = "RVVMaskRegOpOperand";
   45
             evandro
                                                                               ✓ Done
         Please, rename to VMaskAsmOperand.
   46
         let RenderMethod = "addRegOperands";
         let PredicateMethod = "isV0Reg";
   47
   48
         let ParserMethod = "parseMaskReg";
         let IsOptional = 1;
   49
         let DefaultMethod = "defaultMaskRegOp";
   50
         let DiagnosticType = "InvalidVMaskRegister";
   51
   52
      }
   53
   54
       def VMaskOp : RegisterOperand<VMV0> {
   55
         let ParserMatchClass = VMaskAsmOperand;
             evandro
                                                                               ✓ Done
                                                                                                ×
        144
         Please, rename to VMaskOp.
                                                                              Not Done
                                                                                               ×
             fpallares
         Ditto.
   56
         let PrintMethod = "printVMaskReg";
         let EncoderMethod = "getVMaskReg";
   57
   58
         let DecoderMethod = "decodeVMaskReg";
   59
       }
   60
       def simm5 : Operand<XLenVT>, ImmLeaf<XLenVT, [{return isInt<5>(Imm);}]> {
   61
         let ParserMatchClass = SImmAsmOperand<5>;
   62
         let EncoderMethod = "getImmOpValue";
   63
         let DecoderMethod = "decodeSImmOperand<5>";
   64
   65
         let MCOperandPredicate = [{
   66
           int64_t Imm;
           if (MCOp.evaluateAsConstantImm(Imm))
   67
   68
             return isInt<5>(Imm);
   69
           return MCOp.isBareSymbolRef();
   70
         }];
   71
       }
   72
   73
       // Instruction class templates
       //===-----
Your browser timezone setting differs from
                                       = 1, mayStore = 0 in {
the timezone setting in your profile, click to
reconcile.
                                                                              Not Done
             evandro
```

No need to set fields to the default 0. **HsiangKai** Author ✓ Done × М There is no default value for hasSideEffects, mayLoad, and mayStore. **Not Done** KK evandro × Right. It would be cleaner if they were moved to the respective base instruction class then. Just a suggestion. class VUnitStrideLoad<RISCVMOP mop, RISCVLSUMOP lumop, RISCVWidth width, 79 80 string opcodestr> 81 : RVInstVLU<0b000, mop, lumop, width, (outs VRegOp:\$vd), (ins GPR:\$rs1, VMaskOp:\$vm), opcodestr, "\$vd, (\${rs1})\$vm">; 82 83 84 // load vd, (rs1), rs2, vm 85 class VStridedLoad<RISCVMOP mop, RISCVWidth width, string opcodestr> : RVInstVLS<0b000, mop, width, (outs VRegOp:\$vd), 86 87 (ins GPR:\$rs1, GPR:\$rs2, VMaskOp:\$vm), opcodestr, 88 "\$vd, (\${rs1}), \$rs2\$vm">; 89 90 // load vd, (rs1), vs2, vm 91 class VIndexedLoad<RISCVMOP mop, RISCVWidth width, string opcodestr> 92 : RVInstVLX<0b000, mop, width, (outs VRegOp:\$vd), 93 (ins GPR:\$rs1, VRegOp:\$vs2, VMaskOp:\$vm), opcodestr, 94 "\$vd, (\${rs1}), \$vs2\$vm">; 95 96 // vl<nf>r.v vd, (rs1) class VWholeLoad<bits<3> nf, string opcodestr> 97 : RVInstVLU<nf, MOPLDUnitStrideU, LUMOPUnitStrideWholeReg, 98 99 LSWidthVSEW, (outs VRegOp:\\$vd), (ins GPR:\\$rs1), opcodestr, "\$vd, (\${rs1})"> { 100 let vm = 1; 101 102 let Uses = []; 103 } 104 105 let hasSideEffects = 0, mayLoad = 0, mayStore = 1 in { 107 // store vd, vs3, (rs1), vm **Not Done fpallares** I don't see why setting hasSideEffects is necessary and setting mayStore is not enough, could you please elaborate a bit on this? evandro **Not Done** × hasSideEffects is not necessary, since mayStore is indeed enough. The purpose of hasSideEffects is as a catch all when the rest of the instruction attributes miss some side effect. Your browser timezone setting differs from ✓ Done the timezone setting in your profile, click to reconcile.

There is no default value for hasSideEffects, mayLoad, and mayStore in Instruction class. So, I specify these three values for V instructions. It follows the style in RISCVInstrInfo.td. I agree that we could give these attributes some default values in some base class for V instructions. I will try to refactor it.

### fpallares

**Not Done** 



I was only referring to the fact that hasSideEffects here changed from 0 to 1 in a recent update of the patch. I don't really think a refactor is necessary here.

```
class VUnitStrideStore<RISCVMOP mop, RISCVLSUMOP sumop, RISCVWidth width,
  108
  109
                                 string opcodestr>
  110
           : RVInstVSU<0b000, mop, sumop, width, (outs),
  111
                        (ins VRegOp:$vs3, GPR:$rs1, VMaskOp:$vm), opcodestr,
  112
                        "$vs3, (${rs1})$vm">;
  113
  114
       // store vd, vs3, (rs1), rs2, vm
       class VStridedStore<RISCVMOP mop, RISCVWidth width, string opcodestr>
  115
            : RVInstVSS<0b000, mop, width, (outs),
  116
                        (ins VRegOp:$vs3, GPR:$rs1, GPR:$rs2, VMaskOp:$vm),
  117
                        opcodestr, "$vs3, (${rs1}), $rs2$vm">;
  118
  119
  120
       // store vd, vs3, (rs1), vs2, vm
       class VIndexedStore<RISCVMOP mop, RISCVWidth width, string opcodestr>
  121
  122
           : RVInstVSX<0b000, mop, width, (outs),
                        (ins VRegOp:$vs3, GPR:$rs1, VRegOp:$vs2, VMaskOp:$vm),
  123
  124
                        opcodestr, "$vs3, (${rs1}), $vs2$vm">;
  125
       // vs<nf>r.v vd, (rs1)
  126
  127
       class VWholeStore<br/>bits<3> nf, string opcodestr>
           : RVInstVSU<nf, MOPSTUnitStride, SUMOPUnitStrideWholeReg,
  128
  129
                        LSWidthVSEW, (outs), (ins VRegOp:\$vs3, GPR:\$rs1),
  130
                        opcodestr, "$vs3, (${rs1})"> {
         let vm = 1;
  131
  132
         let Uses = [];
  133
       }
  134
  135
       let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
  136
  137
       // op vd, vs2, vs1, vm
       class VALUVV bits < 6> funct6, RISCVVFormat opv, string opcodestr>
  138
  139
            : RVInstVV<funct6, opv, (outs VRegOp:$vd),
                        (ins VRegOp:$vs2, VRegOp:$vs1, VMaskOp:$vm),
  140
                        opcodestr, "$vd, $vs2, $vs1$vm">;
  141
  142
       // op vd, vs2, vs1, v0 (without mask, use v0 as carry input)
  143
       class VALUmVV<bits<6> funct6, RISCVVFormat opv, string opcodestr>
  144
  145
            : RVInstVV<funct6, opv, (outs VRegOp:$vd),
                        (ins VRegOp:$vs2, VRegOp:$vs1, VMV0:$v0),
  146
  147
                        opcodestr, "$vd, $vs2, $vs1, v0"> {
  148
         let vm = 0;
  149
       }
  150
                                         the order of vs1 and vs2)
Your browser timezone setting differs from
                                        ISCVVFormat opv, string opcodestr>
the timezone setting in your profile, click to
                                        ts VRegOp:$vd),
reconcile.
                                        1, VRegOp:$vs2, VMaskOp:$vm),
  155
                        opcodestr, "$vd, $vs1, $vs2$vm">;
```

```
156
157
     // op vd, vs1, vs2
158
     class VALUVVNoVm<bits<6> funct6, RISCVVFormat opv, string opcodestr>
         : RVInstVV<funct6, opv, (outs VRegOp:$vd),
159
                    (ins VRegOp:$vs2, VRegOp:$vs1),
160
161
                    opcodestr, "$vd, $vs2, $vs1"> {
162
       let vm = 1;
163
     }
164
     // op vd, vs2, rs1, vm
165
     class VALUVX<bits<6> funct6, RISCVVFormat opv, string opcodestr>
166
167
         : RVInstVX<funct6, opv, (outs VRegOp:$vd),
                     (ins VRegOp:\$vs2, GPR:\$rs1, VMaskOp:\$vm),
168
                     opcodestr, "$vd, $vs2, $rs1$vm">;
169
170
     // op vd, vs2, rs1, v0 (without mask, use v0 as carry input)
171
     class VALUmVX<bits<6> funct6, RISCVVFormat opv, string opcodestr>
172
         : RVInstVX<funct6, opv, (outs VRegOp:$vd),
173
174
                     (ins VRegOp:$vs2, GPR:$rs1, VMV0:$v0),
175
                     opcodestr, "$vd, $vs2, $rs1, v0"> {
176
       let vm = 0;
177
178
179
     // op vd, rs1, vs2, vm (reverse the order of rs1 and vs2)
     class VALUrVX<bits<6> funct6, RISCVVFormat opv, string opcodestr>
180
181
         : RVInstVX<funct6, opv, (outs VRegOp:$vd),
                     (ins GPR:$rs1, VRegOp:$vs2, VMaskOp:$vm),
182
                     opcodestr, "$vd, $rs1, $vs2$vm">;
183
184
185
     // op vd, vs1, vs2
     class VALUVXNoVm<br/>bits<6> funct6, RISCVVFormat opv, string opcodestr>
186
187
         : RVInstVX<funct6, opv, (outs VRegOp:$vd),
188
                    (ins VRegOp:$vs2, GPR:$rs1),
189
                    opcodestr, "$vd, $vs2, $rs1"> {
190
       let vm = 1;
191
     }
192
193
     // op vd, vs2, imm, vm
     class VALUVI<bits<6> funct6, string opcodestr, Operand optype = simm5>
         : RVInstIVI<funct6, (outs VRegOp:$vd),
195
196
                     (ins VRegOp:$vs2, optype:$imm, VMaskOp:$vm),
197
                     opcodestr, "$vd, $vs2, $imm$vm">;
198
199
     // op vd, vs2, imm, v0 (without mask, use v0 as carry input)
200
     class VALUmVI<bits<6> funct6, string opcodestr, Operand optype = simm5>
         : RVInstIVI<funct6, (outs VRegOp:$vd),
201
202
                     (ins VRegOp:$vs2, optype:$imm, VMV0:$v0),
                     opcodestr, "$vd, $vs2, $imm, v0"> {
203
204
       let vm = 0;
205
     }
206
207
     // op vd, vs2, imm, vm
208
     class VALUVINoVm<bits<6> funct6, string opcodestr, Operand optype = simm5>
209
         : RVInstIVI<funct6, (outs VRegOp:$vd),
210
                      (ins VRegOp:$vs2, optype:$imm),
211
                     opcodestr, "$vd, $vs2, $imm"> {
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

216 class VALUVF<br/>bits<6> funct6, RISCVVFormat opv, string opcodestr>

```
: RVInstVX<funct6, opv, (outs VRegOp:$vd),
  217
  218
                      (ins VRegOp:$vs2, FPR32:$rs1, VMaskOp:$vm),
  219
                      opcodestr, "$vd, $vs2, $rs1$vm">;
  220
  221
      // op vd, rs1, vs2, vm (Float) (with mask, reverse the order of rs1 and vs2)
      class VALUrVF<bits<6> funct6, RISCVVFormat opv, string opcodestr>
  222
  223
           : RVInstVX<funct6, opv, (outs VRegOp:$vd),
  224
                      (ins FPR32:$rs1, VRegOp:$vs2, VMaskOp:$vm),
  225
                      opcodestr, "$vd, $rs1, $vs2$vm">;
  226
  227
      // op vd, vs2, vm (use vs1 as instruction encoding)
      class VALUVs2<bits<6> funct6, bits<5> vs1, RISCVVFormat opv, string opcodestr>
  228
  229
          : RVInstV<funct6, vs1, opv, (outs VRegOp:$vd),
  230
                     (ins VRegOp:$vs2, VMaskOp:$vm),
  231
                     opcodestr, "$vd, $vs2$vm">;
  232
      }
  233
      //===-----
  234
  235
      // Combination of instruction classes.
  236
      // Use these multiclasses to define instructions more easily.
  237
      //===-----====//
      multiclass VALU_IV_V_X_I<string opcodestr, bits<6> funct6, Operand optype = simm5, string vw
  238
       = "v"> {
  239
        def V : VALUVV<funct6, OPIVV, opcodestr # "." # vw # "v">;
        def X : VALUVX<funct6, OPIVX, opcodestr # "." # vw # "x">;
  240
  241
        def I : VALUVI<funct6, opcodestr # "." # vw # "i", optype>;
  242
      }
  243
      multiclass VALU IV V X<string opcodestr, bits<6> funct6, string vw = "v"> {
  244
        def V : VALUVV<funct6, OPIVV, opcodestr # "." # vw # "v">;
  245
  246
        def X : VALUVX<funct6, OPIVX, opcodestr # "." # vw # "x">;
  247
      }
  248
  249
      multiclass VALUr_IV_V_X<string opcodestr, bits<6> funct6, string vw = "v"> {
  250
        def V : VALUrVV<funct6, OPIVV, opcodestr # "." # vw # "v">;
  251
        def X : VALUrVX<funct6, OPIVX, opcodestr # "." # vw # "x">;
  252
      }
  253
      multiclass VALU_IV_X_I<string opcodestr, bits<6> funct6, Operand optype = simm5, string vw =
  254
        def X : VALUVX<funct6, OPIVX, opcodestr # "." # vw # "x">;
  255
        def I : VALUVI<funct6, opcodestr # "." # vw # "i", optype>;
  256
  257
      }
  258
      multiclass VALU_IV_V<string opcodestr, bits<6> funct6> {
  259
  260
        def _VS : VALUVV<funct6, OPIVV, opcodestr # ".vs">;
  261
      }
  262
  263
      multiclass VALUr_IV_X<string opcodestr, bits<6> funct6, string vw = "v"> {
        def X : VALUrVX<funct6, OPIVX, opcodestr # "." # vw # "x">;
  264
  265
      }
  266
      multiclass VALU_MV_V_X<string opcodestr, bits<6> funct6, string vw = "v"> {
  267
  268
        def V : VALUVV<funct6, OPMVV, opcodestr # "." # vw # "v">;
        def X : VALUVX<funct6, OPMVX, opcodestr # "." # vw # "x">;
  269
  270 }
  271
                                     odestr, bits<6> funct6> {
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                     V, opcodestr # ".vs">;
reconcile.
  4/5
```

```
multiclass VALU_MV_Mask<string opcodestr, bits<6> funct6, string vm = "v"> {
  276
  277
         def M : VALUVVNoVm<funct6, OPMVV, opcodestr # "." # vm # "m">;
  278
       }
  279
       multiclass VALU_MV_X<string opcodestr, bits<6> funct6, string vw = "v"> {
  280
         def X : VALUVX<funct6, OPMVX, opcodestr # "." # vw # "x">;
  281
  282
       }
  283
  284
       multiclass VALUr_MV_V_X<string opcodestr, bits<6> funct6, string vw = "v"> {
  285
         def V : VALUrVV<funct6, OPMVV, opcodestr # "." # vw # "v">;
         def X : VALUrVX<funct6, OPMVX, opcodestr # "." # vw # "x">;
  286
  287
       }
  288
  289
       multiclass VALUr_MV_X<string opcodestr, bits<6> funct6, string vw = "v"> {
  290
         def X : VALUrVX<funct6, OPMVX, opcodestr # "." # vw # "x">;
  291
       }
  292
       multiclass VALU_MV_VS2<string opcodestr, bits<6> funct6, bits<5> vs1> {
  293
  294
         def "" : VALUVs2<funct6, vs1, OPMVV, opcodestr>;
  295
       }
  296
  297
       multiclass VALUm_IV_V_X_I<string opcodestr, bits<6> funct6> {
  298
         def VM : VALUmVV<funct6, OPIVV, opcodestr # ".vvm">;
  299
         def XM : VALUmVX<funct6, OPIVX, opcodestr # ".vxm">;
         def IM : VALUmVI<funct6, opcodestr # ".vim">;
  300
  301
  302
       multiclass VALUm IV V X<string opcodestr, bits<6> funct6> {
  303
         def VM : VALUmVV<funct6, OPIVV, opcodestr # ".vvm">;
  304
         def XM : VALUmVX<funct6, OPIVX, opcodestr # ".vxm">;
  305
  306
  307
  308
       multiclass VALUNoVm_IV_V_X_I<string opcodestr, bits<6> funct6, Operand optype = simm5> {
  309
         def V : VALUVVNoVm<funct6, OPIVV, opcodestr # ".vv">;
  310
         def X : VALUVXNoVm<funct6, OPIVX, opcodestr # ".vx">;
         def I : VALUVINoVm<funct6, opcodestr # ".vi", optype>;
  311
  312
       }
  313
       multiclass VALUNoVm_IV_V_X<string opcodestr, bits<6> funct6> {
         def V : VALUVVNoVm<funct6, OPIVV, opcodestr # ".vv">;
  315
  316
         def X : VALUVXNoVm<funct6, OPIVX, opcodestr # ".vx">;
  317
       }
  318
  319
       multiclass VALU_FV_V_F<string opcodestr, bits<6> funct6, string vw = "v"> {
         def V : VALUVV<funct6, OPFVV, opcodestr # "." # vw # "v">;
  320
         def F : VALUVF<funct6, OPFVF, opcodestr # "." # vw # "f">;
  321
  322
       }
  323
  324
       multiclass VALU_FV_F<string opcodestr, bits<6> funct6, string vw = "v"> {
  325
         def F : VALUVF<funct6, OPFVF, opcodestr # "." # vw # "f">;
  326
       }
  327
  328
       multiclass VALUr_FV_V_F<string opcodestr, bits<6> funct6, string vw = "v"> {
         def V : VALUrVV<funct6, OPFVV, opcodestr # "." # vw # "v">;
  329
         def F : VALUrVF<funct6, OPFVF, opcodestr # "." # vw # "f">;
  330
  331
       }
Your browser timezone setting differs from
                                       odestr, bits<6> funct6> {
the timezone setting in your profile, click to
                                       V, opcodestr # ".vs">;
reconcile
```

336

```
multiclass VALU FV VS2<string opcodestr, bits<6> funct6, bits<5> vs1> {
  337
  338
         def "" : VALUVs2<funct6, vs1, OPFVV, opcodestr>;
  339
       }
  340
  341
  342
       // Instructions
  343
  344
  345
       let Predicates = [HasStdExtV] in {
  346
       let hasSideEffects = 1, mayLoad = 0, mayStore = 0 in {
  347
       def VSETVLI : RVInstSetVLi<(outs GPR:$rd), (ins GPR:$rs1, VTypeIOp:$vtypei),</pre>
  348
                                   "vsetvli", "$rd, $rs1, $vtypei">;
  349
  350
  351
       def VSETVL : RVInstSetVL<(outs GPR:$rd), (ins GPR:$rs1, GPR:$rs2),</pre>
                                 "vsetvl", "$rd, $rs1, $rs2">;
  352
  353 }
  354
  355
       // Vector Unit-Stride Instructions
  356
       def VLB_V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStride, LSWidthVByte, "vlb.v">;
       def VLH_V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStride, LSWidthVHalf, "vlh.v">;
  357
       def VLW V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStride, LSWidthVWord, "vlw.v">;
  358
  359
       def VLBU_V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStride, LSWidthVByte, "vlbu.v">;
  360
       def VLHU_V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStride, LSWidthVHalf, "vlhu.v">;
  361
  362
       def VLWU_V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStride, LSWidthVWord, "vlwu.v">;
  363
       def VLE V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStride, LSWidthVSEW, "vle.v">;
  364
  365
  366
       def VLBFF_V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStrideFF, LSWidthVByte, "vlbff.v">;
       def VLHFF_V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStrideFF, LSWidthVHalf, "vlhff.v">;
  367
  368
       def VLWFF_V : VUnitStrideLoad<MOPLDUnitStrideS, LUMOPUnitStrideFF, LSWidthVWord, "vlwff.v">;
  369
       def VLBUFF V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStrideFF, LSWidthVByte,</pre>
  370
       "vlbuff.v">:
       def VLHUFF V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStrideFF, LSWidthVHalf,</pre>
  371
       def VLWUFF_V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStrideFF, LSWidthVWord,</pre>
  372
       "vlwuff.v">;
  373
       def VLEFF_V : VUnitStrideLoad<MOPLDUnitStrideU, LUMOPUnitStrideFF, LSWidthVSEW, "vleff.v">;
  374
  375
       def VSB V : VUnitStrideStore<MOPSTUnitStride, SUMOPUnitStride, LSWidthVByte, "vsb.v">;
  376
       def VSH_V : VUnitStrideStore<MOPSTUnitStride, SUMOPUnitStride, LSWidthVHalf, "vsh.v">;
  377
  378
       def VSW_V : VUnitStrideStore<MOPSTUnitStride, SUMOPUnitStride, LSWidthVWord, "vsw.v">;
  379
  380
       def VSE_V : VUnitStrideStore<MOPSTUnitStride, SUMOPUnitStride, LSWidthVSEW, "vse.v">;
  381
  382 // Vector Strided Instructions
       def VLSB_V : VStridedLoad<MOPLDStridedS, LSWidthVByte, "vlsb.v">;
  383
       def VLSH V : VStridedLoad<MOPLDStridedS, LSWidthVHalf, "vlsh.v">;
  384
       def VLSW_V : VStridedLoad<MOPLDStridedS, LSWidthVWord, "vlsw.v">;
  385
  386
       def VLSBU V : VStridedLoad<MOPLDStridedU, LSWidthVByte, "vlsbu.v">;
  387
  388
       def VLSHU V : VStridedLoad<MOPLDStridedU, LSWidthVHalf, "vlshu.v">;
       def VLSWU V : VStridedLoad<MOPLDStridedU, LSWidthVWord, "vlswu.v">;
  390
                                       StridedU, LSWidthVSEW, "vlse.v">;
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       TStrided, LSWidthVByte, "vssb.v">;
reconcile.
       <del>مود voon_v . vooridedocorecmoro</del>TStrided, LSWidthVHalf, "vssh.v">;
  395 def VSSW V : VStridedStore<MOPSTStrided, LSWidthVWord, "vssw.v">;
```

```
396
       def VSSE_V : VStridedStore<MOPSTStrided, LSWidthVSEW, "vsse.v">;
  397
  398
       // Vector Indexed Instructions
  399
       def VLXB_V : VIndexedLoad<MOPLDIndexedS, LSWidthVByte, "vlxb.v">;
       def VLXH V : VIndexedLoad<MOPLDIndexedS, LSWidthVHalf, "vlxh.v">;
  400
       def VLXW_V : VIndexedLoad<MOPLDIndexedS, LSWidthVWord, "vlxw.v">;
  401
  402
       def VLXBU_V : VIndexedLoad<MOPLDIndexedU, LSWidthVByte, "vlxbu.v">;
  403
  404
       def VLXHU V : VIndexedLoad<MOPLDIndexedU, LSWidthVHalf, "vlxhu.v">;
       def VLXWU V : VIndexedLoad<MOPLDIndexedU, LSWidthVWord, "vlxwu.v">;
  405
  406
  407
       def VLXE_V : VIndexedLoad<MOPLDIndexedU, LSWidthVSEW, "vlxe.v">;
  408
  409
       def VSXB_V : VIndexedStore<MOPSTIndexedOrder, LSWidthVByte, "vsxb.v">;
       def VSXH_V : VIndexedStore<MOPSTIndexedOrder, LSWidthVHalf, "vsxh.v">;
  410
       def VSXW V : VIndexedStore<MOPSTIndexedOrder, LSWidthVWord, "vsxw.v">;
  411
       def VSXE_V : VIndexedStore<MOPSTIndexedOrder, LSWidthVSEW, "vsxe.v">;
  412
  413
       def VSUXB_V : VIndexedStore<MOPSTIndexedUnOrd, LSWidthVByte, "vsuxb.v">;
  414
       def VSUXH_V : VIndexedStore<MOPSTIndexedUnOrd, LSWidthVHalf, "vsuxh.v">;
  415
       def VSUXW V : VIndexedStore<MOPSTIndexedUnOrd, LSWidthVWord, "vsuxw.v">;
  416
       def VSUXE_V : VIndexedStore<MOPSTIndexedUnOrd, LSWidthVSEW, "vsuxe.v">;
  417
  418
  419
       def VL1R_V : VWholeLoad<0, "vl1r.v">;
       def VS1R_V : VWholeStore<0, "vs1r.v">;
              fpallares
                                                                                Not Done
        144
         As of the stable v0.8 release, the whole register vector loads and stores have been restricted to a single
         register only. You probably just forgot to change this foreach since v11r. v and vs1r. v are the
         only instructions being tested.
         After this change you may want to revisit whether the VWholeLoad and VWholeStore multiclasses
         are still needed.
  421
  422
       // Vector Single-Width Integer Add and Subtract
  423
       defm VADD V : VALU IV V X I<"vadd", 0b0000000>;
       defm VSUB_V : VALU_IV_V_X<"vsub", 0b000010>;
  424
  425
       defm VRSUB_V : VALU_IV_X_I<"vrsub", 0b000011>;
  426
                                                                                Not Done
        144
              fpallares
         Whitespace missing before the colon.
  427
       // Vector Widening Integer Add/Subtract
       // Refer to 11.2 Widening Vector Arithmetic Instructions
  428
  429 // The destination vector register group cannot overlap a source vector
  430 // register group of a different element width (including the mask register
       // if masked), otherwise an illegal instruction exception is raised.
  432 | let Constraints = "@earlyclobber $vd" in {
  433 | let RVVConstraint = WidenV in {
       defm VWADDU_V : VALU_MV_V_X<"vwaddu", 0b110000>;
       dd", 0b110001>;
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       ub", 0b110011>;
reconcile.
```

**fpallares** 



**Not Done** 



I'd say those instructions need the @earlyclobber \$vd restriction too. Not because of the first source operand (since it has the same width as the destination), but because of the second (in the case of VWOP\_WV), or the mask (for VWOP\_WX).

Quoting section 11.2. Widening Vector Arithmetic Instructions:

The destination vector register group cannot overlap a source vector register group of a different element width (including the mask register if masked), otherwise an illegal instruction exception is raised.

This has the downside that the <code>earlyclobber</code> constraint is too coarse and will impose unnecessary restrictions by not allowing the destination to overlap with the first (wide) operand, even when the instruction is used unmasked. Maybe we can use the <code>earlyclobber</code> for now, and find a better solution for this in a later patch.

```
439
    // Set earlyclobber for following instructions for second and mask operands.
440
    // This has the downside that the earlyclobber constraint is too coarse and
441
    // will impose unnecessary restrictions by not allowing the destination to
    // overlap with the first (wide) operand.
442
    let RVVConstraint = WidenW in {
443
    defm VWADDU W : VALU MV V X<"vwaddu", 0b110100, "w">;
    defm VWSUBU_W : VALU_MV_V_X<"vwsubu", 0b110110, "w">;
445
446
    defm VWADD_W : VALU_MV_V_X<"vwadd", 0b110101, "w">;
    defm VWSUB_W : VALU_MV_V_X<"vwsub", 0b110111, "w">;
447
448
    }
449
    }
450
451 // Vector Integer Add-with-Carry / Subtract-with-Borrow Instructions
452 defm VADC_V : VALUm_IV_V_X_I<"vadc", 0b010000>;
453
    defm VMADC_V : VALUm_IV_V_X_I<"vmadc", 0b010001>;
    defm VMADC_V : VALUNoVm_IV_V_X_I<"vmadc", 0b010001>;
454
    defm VSBC_V : VALUm_IV_V_X<"vsbc", 0b010010>;
455
     defm VMSBC V : VALUm IV V X<"vmsbc", 0b010011>;
456
457
    defm VMSBC_V : VALUNoVm_IV_V_X<"vmsbc", 0b010011>;
458
459
     // Vector Bitwise Logical Instructions
460
     defm VAND_V : VALU_IV_V_X_I<"vand", 0b001001>;
```

# fpallares

**Not Done** 



In section 11.3. Narrowing Vector Arithmetic Instructions we find the following paragraph:

The destination vector register group cannot overlap the first source vector register group (specified by vs2). The destination vector register group cannot overlap the mask register if used, unless LMUL=1. If either constraint is violated, an illegal instruction exception is raised.

From my understanding, this applies to VNSRL and VNSRA. In that case we need an @earlyclobber constraint here.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.








**Not Done** 

In current implementation for MC layer, there is no LMUL information in these instructions. So, if LMUL=1, there is no such restriction for them. I have a downstream patch to extend these instruction



Perhaps the wording in the spec is unclear here?

Looks like the following sentence does apply regardless of LMUL.

The destination vector register group cannot overlap the first source vector register group (specified by vs2).

While the sentence that follows it is clear that applies only to LMUL>1

The destination vector register group cannot overlap the mask register if used, unless LMUL=1

You also said that

rogfer01

I have a downstream patch to extend these instruction definitions for LMUL > 1

I'm curious here: did you use a Pseudo for that or somehow avoided the issue that they'd be encoded in the same way?

Thanks!



I misunderstood the statements. Sorry for that. I will add earlyclobber for narrowing instructions. Thanks a lot.

About instruction definitions for LMUL > 1, I enable 'isCodeGenOnly' for these instructions to avoid encoding checking.

```
defm VOR V : VALU IV V X I<"vor", 0b001010>;
  461
       defm VXOR_V : VALU_IV_V_X_I<"vxor", 0b001011>;
  462
  463
  464
       // Vector Single-Width Bit Shift Instructions
       defm VSLL_V : VALU_IV_V_X_I<"vsll", 0b100101, uimm5>;
  465
       defm VSRL_V : VALU_IV_V_X_I<"vsrl", 0b101000, uimm5>;
  466
       defm VSRA_V : VALU_IV_V_X_I<"vsra", 0b101001, uimm5>;
  467
  468
       // Vector Narrowing Integer Right Shift Instructions
  469
       // Refer to 11.3. Narrowing Vector Arithmetic Instructions
  470
  471 // The destination vector register group cannot overlap the first source
                                       fied by vs2). The destination vector register
Your browser timezone setting differs from
                                       k register if used, unless LMUL=1.
the timezone setting in your profile, click to
                                       r $vd", RVVConstraint = Narrow in {
reconcile.
                                       nsrl", 0b101100, uimm5, "w">;
       defm VNSRA_W : VALU_IV_V_X_I<"vnsra", 0b101101, uimm5, "w">;
```

```
477
  478
  479
       // Vector Integer Comparison Instructions
       defm VMSEQ V : VALU IV V X I<"vmseq", 0b011000>;
                                                                                Not Done
                                                                                                  ×
        144
              fpallares
         Whitespace missing before the colon.
  481
       defm VMSNE_V : VALU_IV_V_X_I<"vmsne", 0b011001>;
       defm VMSLTU_V : VALU_IV_V_X<"vmsltu", 0b011010>;
  482
  483
       defm VMSLT_V : VALU_IV_V_X<"vmslt", 0b011011>;
       defm VMSLEU_V : VALU_IV_V_X_I<"vmsleu", 0b011100>;
  484
       defm VMSLE V : VALU IV V X I<"vmsle", 0b011101>;
  485
       defm VMSGTU_V : VALU_IV_X_I<"vmsgtu", 0b011110>;
  486
       defm VMSGT_V : VALU_IV_X_I<"vmsgt", 0b011111>;
  487
  488
  489
       // Vector Integer Min/Max Instructions
       defm VMINU_V : VALU_IV_V_X<"vminu", 0b000100>;
  490
  491
       defm VMIN_V : VALU_IV_V_X<"vmin", 0b000101>;
  492
       defm VMAXU_V : VALU_IV_V_X<"vmaxu", 0b000110>;
  493
       defm VMAX_V : VALU_IV_V_X<"vmax", 0b000111>;
  494
  495
       // Vector Single-Width Integer Multiply Instructions
       defm VMUL_V : VALU_MV_V_X<"vmul", 0b100101>;
  496
       defm VMULH_V : VALU_MV_V_X<"vmulh", 0b100111>;
  497
  498
       defm VMULHU V : VALU MV V X<"vmulhu", 0b100100>;
  499
       defm VMULHSU_V : VALU_MV_V_X<"vmulhsu", 0b100110>;
  500
  501
       // Vector Integer Divide Instructions
  502
       defm VDIVU_V : VALU_MV_V_X<"vdivu", 0b100000>;
  503
       defm VDIV V : VALU MV V X<"vdiv", 0b100001>;
       defm VREMU_V : VALU_MV_V_X<"vremu", 0b100010>;
  504
  505
       defm VREM_V : VALU_MV_V_X<"vrem", 0b100011>;
  506
       // Vector Widening Integer Multiply Instructions
  507
  508 let Constraints = "@earlyclobber $vd", RVVConstraint = WidenV in {
       defm VWMUL V : VALU MV V X<"vwmul", 0b111011>;
  509
       defm VWMULU_V : VALU_MV_V_X<"vwmulu", 0b111000>;
  510
       defm VWMULSU V : VALU MV V X<"vwmulsu", 0b111010>;
                                                                                  ✓ Done
                                                                                                  ×
              fpallares
         I wonder if this should be VMERGE V, so that the defined records are VMERGE VVM, VMERGE VXM,
         VMERGE VIM.
         Currently these records are defined VMERGE VM , VMERGE XM and VMERGE IM .
  512
  513
  514 // Vector Single-Width Integer Multiply-Add Instructions
       defm VMACC_V : VALUr_MV_V_X<"vmacc", 0b101101>;
  515
  516
       defm VNMSAC V : VALUr MV V X<"vnmsac", 0b101111>;
       defm VMADD_V : VALUr_MV_V_X<"vmadd", 0b101001>;
  517
       defm VNMSUB_V : VALUr_MV_V_X<"vnmsub", 0b101011>;
Your browser timezone setting differs from
                                       iply-Add Instructions
the timezone setting in your profile, click to
                                       r $vd", RVVConstraint = WidenV in {
reconcile.
                                       vwmaccu", 0b111100>;
       defm VWMACC_V : VALUr_MV_V_X<"vwmacc", 0b111101>;
```

```
524
       defm VWMACCSU_V : VALUr_MV_V_X<"vwmaccsu", 0b111111>;
  525
       defm VWMACCUS_V : VALUr_MV_X<"vwmaccus", 0b111110>;
  526
       }
  527
       // Vector Integer Merge Instructions
  528
       defm VMERGE_V : VALUm_IV_V_X_I<"vmerge", 0b010111>;
  529
  530
  531
       // Vector Integer Move Instructions
       let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
  532
  533
       // op vd, vs1
       def VMV_V_V : RVInstVV<0b010111, OPIVV, (outs VRegOp:$vd),</pre>
  534
                                (ins VRegOp:$vs1), "vmv.v.v", "$vd, $vs1"> {
  535
                                                                                   Not Done
                                                                                                       ×
               evandro
         Shouldn't these have vxsat in Defs?
                                                                                     ✓ Done
              HsiangKai Author
         It should have no impact on CodeGen. It seems no instructions to use vxsat.
              evandro
                                                                                   Not Done
                                                                                                       ×
         For the sake of completeness.
  536
          let vs2 = 0;
  537
         let vm = 1;
  538
       }
  539
       // op vd, rs1
  540
       def VMV_V_X : RVInstVX<0b010111, OPIVX, (outs VRegOp:$vd),</pre>
                                (ins GPR:$rs1), "vmv.v.x", "$vd, $rs1"> {
  541
              evandro
                                                                                   Not Done
                                                                                                       ×
         Shouldn't these have vxrm in Uses?
  542
         let vs2 = 0;
  543
         let vm = 1;
  544
       }
  545
       // op vd, imm
       def VMV_V_I : RVInstIVI<0b010111, (outs VRegOp:$vd),</pre>
  546
                                (ins simm5:$imm), "vmv.v.i", "$vd, $imm"> {
  547
               evandro
                                                                                   Not Done
         Shouldn't this hace vxrm in Uses and vxsat in Defs?
  548
          let vs2 = 0;
  549
         let vm = 1;
  550
               evandro
                                                                                   Not Done
                                         ension?
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
  552
```

```
553 // Vector Fixed-Point Arithmetic Instructions
       defm VSADDU_V : VALU_IV_V_X_I<"vsaddu", 0b100000>;
  555
       defm VSADD_V : VALU_IV_V_X_I<"vsadd", 0b100001>;
       defm VSSUBU V : VALU IV V X<"vssubu", 0b100010>;
        M
                                                                                 Not Done
                                                                                                   ×
              evandro
         Shouldn't this hace vxrm in Uses?
       defm VSSUB V : VALU IV V X<"vssub", 0b100011>;
                                                                                 Not Done
                                                                                                   ×
        М
              fpallares
         I'd say overlap restrictions on narrowing instructions apply to VNCLIP and VNCLIPU too.
  558
  559
       // Vector Single-Width Averaging Add and Subtract
  560
       defm VAADDU_V : VALU_MV_V_X<"vaaddu", 0b001000>;
                                                                                 Not Done
                                                                                                   ×
              evandro
         Shouldn't this hace vxrm in Uses and vxsat in Defs?
       defm VAADD_V : VALU_MV_V_X<"vaadd", 0b001001>;
  561
       defm VASUBU_V : VALU_MV_V_X<"vasubu", 0b001010>;
       defm VASUB_V : VALU_MV_V_X<"vasub", 0b001011>;
  563
  564
       // Vector Single-Width Fractional Multiply with Rounding and Saturation
  565
  566
       defm VSMUL_V : VALU_IV_V_X<"vsmul", 0b100111>;
  567
       // Vector Single-Width Scaling Shift Instructions
  568
  569
       defm VSSRL_V : VALU_IV_V_X_I<"vssrl", 0b101010, uimm5>;
       defm VSSRA_V : VALU_IV_V_X_I<"vssra", 0b101011, uimm5>;
  570
  571
        144
              fpallares
                                                                                 Not Done
         As discussed in another inline comment above (for VWADD_W and such), there is an overlap restriction
         for these instructions too.
  572 // Vector Narrowing Fixed-Point Clip Instructions
       let Constraints = "@earlyclobber $vd", RVVConstraint = Narrow in {
       defm VNCLIPU_W : VALU_IV_V_X_I<"vnclipu", 0b101110, uimm5, "w">;
  574
       defm VNCLIP W : VALU IV V X I<"vnclip", 0b101111, uimm5, "w">;
  575
  576
       }
  577
  578 // Vector Single-Width Integer Reduction Instructions
  579
       defm VREDSUM : VALU_MV_V<"vredsum", 0b0000000>;
  580 defm VREDMAXU : VALU_MV_V<"vredmaxu", 0b000110>;
       defm VREDMAX : VALU MV V<"vredmax", 0b000111>;
  582
       defm VREDMINU : VALU_MV_V<"vredminu", 0b000100>;
       defm VREDMIN : VALU MV V<"vredmin", 0b000101>;
  583
       defm VREDAND : VALU_MV_V<"vredand", 0b000001>;
        144 fnallares
                                                                                 Not Done
                                                                                                   ×
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                        lon.
reconcile.
       defm VREDOR : VALU_MV_V<"vredor", 0b000010>;
  585
```

```
defm VREDXOR : VALU_MV_V<"vredxor", 0b000011>;
  586
  587
  588
       // Vector Widening Integer Reduction Instructions
       let Constraints = "@earlyclobber $vd" in {
  589
       // Set earlyclobber for following instructions for second and mask operands.
  590
  591
     // This has the downside that the earlyclobber constraint is too coarse and
  592 // will impose unnecessary restrictions by not allowing the destination to
  593
      // overlap with the first (wide) operand.
  594 defm VWREDSUMU : VALU_IV_V<"vwredsumu", 0b110000>;
  595
       defm VWREDSUM : VALU IV V<"vwredsum", 0b110001>;
  596
       }
  597
       // Vector Mask-Register Logical Instructions
  598
       defm VMAND_M : VALU_MV_Mask<"vmand", 0b011001, "m">;
  599
  600
       defm VMNAND_M : VALU_MV_Mask<"vmnand", 0b011101, "m">;
       defm VMANDNOT_M : VALU_MV_Mask<"vmandnot", 0b011000, "m">;
  601
       defm VMXOR M : VALU MV Mask<"vmxor", 0b011011, "m">;
  602
       defm VMOR_M : VALU_MV_Mask<"vmor", 0b011010, "m">;
  603
  604
       defm VMNOR_M : VALU_MV_Mask<"vmnor", 0b011110, "m">;
  605
       defm VMORNOT_M : VALU_MV_Mask<"vmornot", 0b011100, "m">;
       defm VMXNOR_M : VALU_MV_Mask<"vmxnor", 0b011111, "m">;
  606
  607
       let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
  608
       // Vector mask population count vpopc
  609
       def VPOPC_M : RVInstV<0b010000, 0b10000, OPMVV, (outs GPR:$vd),</pre>
  610
  611
                                (ins VRegOp:$vs2, VMaskOp:$vm),
                                "vpopc.m", "$vd, $vs2$vm">;
  612
  613
       // vfirst find-first-set mask bit
  614
  615
       def VFIRST M : RVInstV<0b010000, 0b10001, OPMVV, (outs GPR:$vd),</pre>
  616
                                (ins VRegOp:$vs2, VMaskOp:$vm),
  617
                                "vfirst.m", "$vd, $vs2$vm">;
  618
  619
  620
       // vmsbf.m set-before-first mask bit
       defm VMSBF_M : VALU_MV_VS2<"vmsbf.m", 0b010100, 0b00001>;
  621
  622
  623
       // vmsif.m set-including-first mask bit
       defm VMSIF_M : VALU_MV_VS2<"vmsif.m", 0b010100, 0b00011>;
  624
  625
       // vmsof.m set-only-first mask bit
  626
  627
       defm VMSOF_M : VALU_MV_VS2<"vmsof.m", 0b010100, 0b00010>;
  628
  629
       // Vector Iota Instruction
       let Constraints = "@earlyclobber $vd", RVVConstraint = Iota in {
  630
       defm VIOTA M : VALU MV VS2<"viota.m", 0b010100, 0b10000>;
  631
  632
       }
  633
  634
       // Vector Element Index Instruction
       let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
  635
       def VID_V : RVInstV<0b010100, 0b10001, OPMVV, (outs VRegOp:$vd),</pre>
  636
  637
                              (ins VMaskOp:$vm), "vid.v", "$vd$vm"> {
  638
         let vs2 = 0;
  639
       }
  640
  641 // Integer Scalar Move Instructions
Your browser timezone setting differs from
                                        0b00000, OPMVV, (outs GPR:$vd),
the timezone setting in your profile, click to
                                       Op:$vs2), "vmv.x.s", "$vd, $vs2">;
reconcile
                                         0b00000, OPMVX, (outs VRegOp:$vd),
                              (ins GPR:$rs1), "vmv.s.x", "$vd, $rs1">;
  646
```

```
647
  648
  649
       foreach nf = [1, 2, 4, 8] in {
  650
         def VMV#nf#R_V : RVInstV<0b100111, !add(nf, -1), OPIVI, (outs VRegOp:$vd),</pre>
  651
                                     (ins VRegOp:$vs2), "vmv" # nf # "r.v",
  652
                                     "$vd, $vs2"> {
  653
  654
            let Uses = [];
  655
            let vm = 1;
  656
         }
  657
  658
       }
  659
  660
       // Vector Slide Instructions
       let Constraints = "@earlyclobber $vd", RVVConstraint = SlideUp in {
                                                                                   Not Done
        144
              fpallares
         I believe we are also missing the @earlyclobber $vd overlap constraints for these narrowing
         conversions.
         From section 14.17. Narrowing Floating-Point/Integer Type-Convert Instructions:
            These instructions have the same constraints on vector register overlap as other narrowing
            instructions (see Narrowing Vector Arithmetic Instructions).
       defm VSLIDEUP_V : VALU_IV_X_I<"vslideup", 0b001110, uimm5>;
  662
  663
       defm VSLIDEDOWN_V : VALU_IV_X_I<"vslidedown", 0b001111, uimm5>;
  664
  665
       let Constraints = "@earlyclobber $vd", RVVConstraint = SlideUp in {
  666
       defm VSLIDE1UP_V : VALU_MV_X<"vslide1up", 0b001110>;
  667
  668
       defm VSLIDE1DOWN_V : VALU_MV_X<"vslide1down", 0b001111>;
  669
  670
  671
       // Vector Register Gather Instruction
       let Constraints = "@earlyclobber $vd", RVVConstraint = Vrgather in {
  672
       defm VRGATHER_V : VALU_IV_V_X_I<"vrgather", 0b001100, uimm5>;
  673
  674
  675
        М
              fpallares
                                                                                   Not Done
                                                                                                       ×
         If I'm not mistaken, those instructions should have the @earlyclobber $vd constraint too to avoid
         overlaps.
  676
       // Vector Compress Instruction
       let Constraints = "@earlyclobber $vd", RVVConstraint = Vcompress in {
  677
  678
       defm VCOMPRESS_V : VALU_MV_Mask<"vcompress", 0b010111>;
  679
       } // Predicates = [HasStdExtV]
  680
  681
  682
       let Predicates = [HasStdExtF, HasStdExtV] in {
       // Vector Single-Width Floating-Point Add/Subtract Instructions
                                         dd", 0b000000>;
Your browser timezone setting differs from
                                         ub", 0b000010>;
the timezone setting in your profile, click to
reconcile.
                                                                                   Not Done
                                                                                                       ×
```

```
Ditto.
       defm VFRSUB_V : VALU_FV_F<"vfrsub", 0b100111>;
  686
  687
  688 // Vector Widening Floating-Point Add/Subtract Instructions
  689
       let Constraints = "@earlyclobber $vd" in {
  690
       let RVVConstraint = WidenV in {
       defm VFWADD_V : VALU_FV_V_F<"vfwadd", 0b110000>;
  691
  692
       defm VFWSUB_V : VALU_FV_V_F<"vfwsub", 0b110010>;
  693 }
  694
       // Set earlyclobber for following instructions for second and mask operands.
  695 // This has the downside that the earlyclobber constraint is too coarse and
  696 // will impose unnecessary restrictions by not allowing the destination to
  697 // overlap with the first (wide) operand.
  698 let RVVConstraint = WidenW in {
  699 defm VFWADD_W : VALU_FV_V_F<"vfwadd", 0b110100, "w">;
  700
       defm VFWSUB_W : VALU_FV_V_F<"vfwsub", 0b110110, "w">;
  701
  702
       }
  703
  704
       // Vector Single-Width Floating-Point Multiply/Divide Instructions
       defm VFMUL_V : VALU_FV_V_F<"vfmul", 0b100100>;
  705
       defm VFDIV_V : VALU_FV_V_F<"vfdiv", 0b100000>;
  706
       defm VFRDIV_V : VALU_FV_F<"vfrdiv", 0b100001>;
  707
  708
  709
       // Vector Widening Floating-Point Multiply
       let Constraints = "@earlyclobber $vd", RVVConstraint = WidenV in {
  710
  711
       defm VFWMUL_V : VALU_FV_V_F<"vfwmul", 0b111000>;
  712
  713
  714
      // Vector Single-Width Floating-Point Fused Multiply-Add Instructions
       defm VFMACC_V : VALUr_FV_V_F<"vfmacc", 0b101100>;
  715
  716
       defm VFNMACC_V : VALUr_FV_V_F<"vfnmacc", 0b101101>;
       defm VFMSAC_V : VALUr_FV_V_F<"vfmsac", 0b101110>;
  717
       defm VFNMSAC_V : VALUr_FV_V_F<"vfnmsac", 0b101111>;
       defm VFMADD_V : VALUr_FV_V_F<"vfmadd", 0b101000>;
  719
       defm VFNMADD V : VALUr FV V F<"vfnmadd", 0b101001>;
  720
       defm VFMSUB_V : VALUr_FV_V_F<"vfmsub", 0b101010>;
  721
       defm VFNMSUB_V : VALUr_FV_V_F<"vfnmsub", 0b101011>;
  722
  723
  724 // Vector Widening Floating-Point Fused Multiply-Add Instructions
  725 let Constraints = "@earlyclobber $vd", RVVConstraint = WidenV in {
       defm VFWMACC_V : VALUr_FV_V_F<"vfwmacc", 0b111100>;
  726
       defm VFWNMACC V : VALUr FV V F<"vfwnmacc", 0b111101>;
  727
       defm VFWMSAC_V : VALUr_FV_V_F<"vfwmsac", 0b111110>;
  728
  729
       defm VFWNMSAC_V : VALUr_FV_V_F<"vfwnmsac", 0b111111>;
  730
       }
  731
  732
      // Vector Floating-Point Square-Root Instruction
  733
       defm VFSQRT_V : VALU_FV_VS2<"vfsqrt.v", 0b100011, 0b00000>;
  734
  735
       // Vector Floating-Point MIN/MAX Instructions
  736
       defm VFMIN_V : VALU_FV_V_F<"vfmin", 0b000100>;
       defm VFMAX_V : VALU_FV_V_F<"vfmax", 0b000110>;
  737
  738
  739 // Vector Floating-Point Sign-Injection Instructions
                                      sgnj", 0b001000>;
Your browser timezone setting differs from
                                       fsgnjn", 0b001001>;
the timezone setting in your profile, click to
                                       fsgnjx", 0b001010>;
reconcile.
       // Vector Floating-Point Compare Instructions
```

```
745
       defm VMFEQ_V : VALU_FV_V_F<"vmfeq", 0b011000>;
  746
       defm VMFNE V : VALU FV V F<"vmfne", 0b011100>;
  747
       defm VMFLT_V : VALU_FV_V_F<"vmflt", 0b011011>;
       defm VMFLE V : VALU FV V F<"vmfle", 0b011001>;
  748
       defm VMFGT_V : VALU_FV_F<"vmfgt", 0b011101>;
  749
       defm VMFGE_V : VALU_FV_F<"vmfge", 0b011111>;
  750
  751
  752
       // Vector Floating-Point Classify Instruction
       defm VFCLASS_V : VALU_FV_VS2<"vfclass.v", 0b100011, 0b10000>;
  753
  754
       let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
  755
       // Vector Floating-Point Merge Instruction
  756
       def VFMERGE_VFM : RVInstVX<0b010111, OPFVF, (outs VRegOp:$vd),</pre>
  757
  758
                                   (ins VRegOp:$vs2, FPR32:$rs1, VMV0:$v0),
  759
                                   "vfmerge.vfm", "$vd, $vs2, $rs1, v0"> {
  760
         let vm = 0;
  761
       }
  762
  763
       // Vector Floating-Point Move Instruction
       def VFMV_V_F : RVInstVX<0b010111, OPFVF, (outs VRegOp:$vd),</pre>
  764
  765
                              (ins FPR32:$rs1), "vfmv.v.f", "$vd, $rs1"> {
  766
         let vs2 = 0;
  767
         let vm = 1:
  768 }
  769
       }
  770
  771 // Single-Width Floating-Point/Integer Type-Convert Instructions
       defm VFCVT XU F V : VALU FV VS2<"vfcvt.xu.f.v", 0b100010, 0b000000>;
       defm VFCVT_X_F_V : VALU_FV_VS2<"vfcvt.x.f.v", 0b100010, 0b000001>;
  773
  774
       defm VFCVT_F_XU_V : VALU_FV_VS2<"vfcvt.f.xu.v", 0b100010, 0b00010>;
       defm VFCVT_F_X_V : VALU_FV_VS2<"vfcvt.f.x.v", 0b100010, 0b00011>;
  775
  776
  777
       // Widening Floating-Point/Integer Type-Convert Instructions
       let Constraints = "@earlyclobber $vd", RVVConstraint = WidenCvt in {
  778
  779
       defm VFWCVT_XU_F_V : VALU_FV_VS2<"vfwcvt.xu.f.v", 0b100010, 0b01000>;
       defm VFWCVT_X_F_V : VALU_FV_VS2<"vfwcvt.x.f.v", 0b100010, 0b01001>;
  780
       defm VFWCVT_F_XU_V : VALU_FV_VS2<"vfwcvt.f.xu.v", 0b100010, 0b01010>;
  781
       defm VFWCVT_F_X_V : VALU_FV_VS2<"vfwcvt.f.x.v", 0b100010, 0b01011>;
  782
       defm VFWCVT_F_F_V : VALU_FV_VS2<"vfwcvt.f.f.v", 0b100010, 0b01100>;
  783
  784
  785
  786
       // Narrowing Floating-Point/Integer Type-Convert Instructions
       let Constraints = "@earlyclobber $vd", RVVConstraint = Narrow in {
  787
  788
       defm VFNCVT_XU_F_W : VALU_FV_VS2<"vfncvt.xu.f.w", 0b100010, 0b10000>;
  789
       defm VFNCVT_X_F_W : VALU_FV_VS2<"vfncvt.x.f.w", 0b100010, 0b10001>;
       defm VFNCVT F XU W : VALU FV VS2<"vfncvt.f.xu.w", 0b100010, 0b10010>;
  790
       defm VFNCVT_F_X_W : VALU_FV_VS2<"vfncvt.f.x.w", 0b100010, 0b10011>;
  791
       defm VFNCVT F F W : VALU FV VS2<"vfncvt.f.f.w", 0b100010, 0b10100>;
  792
       defm VFNCVT_ROD_F_F_W : VALU_FV_VS2<"vfncvt.rod.f.f.w", 0b100010, 0b10101>;
  793
  794
       }
  795
  796 // Vector Single-Width Floating-Point Reduction Instructions
  797
       defm VFREDOSUM : VALU FV V<"vfredosum", 0b000011>;
       defm VFREDSUM : VALU FV V<"vfredsum", 0b000001>;
  798
       defm VFREDMAX : VALU FV V<"vfredmax", 0b000111>;
  799
       defm VFREDMIN : VALU_FV_V<"vfredmin", 0b000101>;
  800
Your browser timezone setting differs from
                                       nt Reduction Instructions
the timezone setting in your profile, click to
                                       r $vd" in {
reconcile.
                                       ng instructions for second and mask operands.
  805 // This has the downside that the earlyclobber constraint is too coarse and
```

```
806 // will impose unnecessary restrictions by not allowing the destination to
807
    // overlap with the first (wide) operand.
808
     defm VFWREDOSUM : VALU_FV_V<"vfwredosum", 0b110011>;
809
     defm VFWREDSUM : VALU FV V<"vfwredsum", 0b110001>;
     }
810
811
812
    let hasSideEffects = 0, mayLoad = 0, mayStore = 0, vm = 1 in {
     // Floating-Point Scalar Move Instructions
813
     def VFMV_F_S : RVInstV<0b010000, 0b00000, OPFVV, (outs FPR32:$vd),</pre>
814
815
                            (ins VRegOp:\$vs2), "vfmv.f.s", "\$vd, \$vs2">;
     def VFMV_S_F : RVInstV2<0b010000, 0b000000, OPFVF, (outs VRegOp:$vd),</pre>
816
817
                            (ins FPR32:$rs1), "vfmv.s.f", "$vd, $rs1">;
818
819
820
     }
       // Predicates = [HasStdExtF, HasStdExtV]
```

# llvm/lib/Target/RISCV/RISCVRegisterInfo.td

**■ View Options** 

#### Show All 27 Lines

```
28
    28
        class RISCVReg64<RISCVReg32 subreg> : Register<""> {
29
    29
          let HWEncoding{4-0} = subreg.HWEncoding{4-0};
30
    30
          let SubRegs = [subreg];
31
    31
          let SubRegIndices = [sub_32];
    32
          let AsmName = subreg.AsmName;
32
33
    33
          let AltNames = subreg.AltNames;
        }
34
    34
35
    35
        class RISCVRegWithSubRegs<bits<5> Enc, string n, list<Register> subregs,
    36
    37
                                   list<string> alt = []>
               : RegisterWithSubRegs<n, subregs> {
    38
    39
          let HWEncoding{4-0} = Enc;
    40
          let AltNames = alt;
    41
        }
    42
    43
        def ABIRegAltName : RegAltNameIndex;
36
    44
    45
        def sub_vrm2
                         : SubRegIndex<64, -1>;
    46
        def sub vrm2 hi : SubRegIndex<64, -1>;
    47
        def sub vrm4
                       : SubRegIndex<128, -1>;
    48 def sub_vrm4_hi : SubRegIndex<128, -1>;
    49
        def sub vrm8
                        : SubRegIndex<256, -1>;
        def sub_vrm8_hi : SubRegIndex<256, -1>;
```

### fpallares

**Not Done** 



My understanding is that here you specify minimum sizes (at least we will have one element of size ELEN ). As they stand, they are consistent with ELEN=64. So far it is unclear to me what sizes we would want to use if we also want to support ELEN=32. I imagine we could reuse HwMode or something similar.

As far as the offsets are concerned I'd suggest setting them to -1 because we don't really know the offset where the hi part starts.

that types are not that important in this patch.

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

39 53 // Integer registers

```
© D69987 [RISCV] Assemble/Disassemble v-ext instructions.
 40
      54 // CostPerUse is set higher for registers that may not be compressible as they
 41
      55 // are not part of GPRC, the most restrictive register class used by the
 42
      56 // compressed instruction set. This will influence the greedy register
 43
      57
          // allocator to reduce the use of registers that can't be encoded in 16 bit
 44
      58 // instructions. This affects register allocation even when compressed
                              ▲ Show 20 Lines • Show All 183 Lines • ▼ Show 20 Line(s)
228
     242
               (sequence "F%u D", 8, 9),
     243
229
               (sequence "F%u_D", 18, 27)
230
     244
          )>;
231
     245
232
     246
          def FPR64C : RegisterClass<"RISCV", [f64], 64, (add</pre>
233
     247
            (sequence "F%u_D", 10, 15),
234
     248
            (sequence "F%u_D", 8, 9)
235
     249
          )>;
     250
     251
          // Vector registers
          let RegAltNameIndices = [ABIRegAltName] in {
           144
                 rogfer01
                                                                                     Not Done
                                                                                                        ×
            Would it help to simplify this as
              // Define V0-V31
              let RegAltNameIndices = [ABIRegAltName] in {
                 foreach Index = 0-31 in {
                    def V#Index : RISCVReg<Index, "v"#Index, ["v"#Index]>,
                     DwarfRegNum<[!add(#Index, 64)]>;
              }
     253
            foreach Index = 0-31 in {
              def V#Index : RISCVReg<Index, "v"#Index, ["v"#Index]>, DwarfRegNum<[!add(Index, 64)]>;
     254
     255
     256
     257
            foreach Index = [0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22,
     258
                              24, 26, 28, 30] in {
     259
              def V#Index#M2 : RISCVRegWithSubRegs<Index, "v"#Index,</pre>
     260
                                   [!cast<Register>("V"#Index),
                                    !cast<Register>("V"#!add(Index, 1))],
     261
     262
                                   ["v"#Index]>,
                                DwarfRegAlias<!cast<Register>("V"#Index)> {
     263
     264
                let SubRegIndices = [sub_vrm2, sub_vrm2_hi];
     265
     266
            }
     267
     268
            foreach Index = [0, 4, 8, 12, 16, 20, 24, 28] in {
     269
              def V#Index#M4 : RISCVRegWithSubRegs<Index, "v"#Index,</pre>
     270
                                   [!cast<Register>("V"#Index#"M2"),
                                    !cast<Register>("V"#!add(Index, 2)#"M2")],
     271
     272
                                   ["v"#Index]>,
                                DwarfRegAlias<!cast<Register>("V"#Index)> {
     273
                let SubRegIndices = [sub_vrm4, sub_vrm4_hi];
     274
     275
              }
     276
            }
     277
                                           ] in {
  Your browser timezone setting differs from
                                           thSubRegs<Index, "v"#Index,
  the timezone setting in your profile, click to
                                           egister>("V"#Index#"M4"),
  reconcile.
                                           egister>("V"#!add(Index, 4)#"M4")],
     282
                                   ["v"#Index]>,
```

```
283
                              DwarfRegAlias<!cast<Register>("V"#Index)> {
  284
              let SubRegIndices = [sub_vrm8, sub_vrm8_hi];
  285
            }
  286
  287
         def VTYPE : RISCVReg<0, "vtype", ["vtype"]>;
  288
                     : RISCVReg<0, "vl", ["vl"]>;
  289
         def VL
  290
       }
  291
       class RegisterTypes<list<ValueType> reg_types> {
  292
  293
          list<ValueType> types = reg_types;
  294
  295
                                                                                   Not Done
              rogfer01
                                                                                                      ×
         М
         What does the P in VPR stand for?
  296
       def VDataVT : RegisterTypes<[nxv8i8, nxv16i8, nxv32i8,</pre>
                                     nxv4i16, nxv8i16, nxv16i16, nxv32i16,
  297
                                     nxv2i32, nxv4i32, nxv8i32, nxv16i32,
  298
                                     nxv1i64, nxv2i64, nxv4i64, nxv8i64]>;
  299
  300
  301
       // The order of registers represents the preferred allocation sequence,
       // meaning caller-save regs are listed before callee-save.
  302
       def VR : RegisterClass<"RISCV", [nxv8i8, nxv4i16, nxv2i32, nxv1i64],</pre>
  303
  304
                                  64, (add
  305
            (sequence "V%u", 25, 31),
            (sequence "V%u", 8, 24),
  306
            (sequence "V%u", 0, 7)
  307
  308
          )> {
         let Size = 64;
  309
  310
       }
  311
       def VRM2: RegisterClass<"RISCV", [nxv16i8, nxv8i16, nxv4i32, nxv2i64], 64,
  312
  313
                                  (add V26M2, V28M2, V30M2, V8M2, V10M2, V12M2, V14M2, V16M2,
                                       V18M2, V20M2, V22M2, V24M2, V0M2, V2M2, V4M2, V6M2)> {
  314
  315
         let Size = 128;
  316
       }
  317
  318
       def VRM4 : RegisterClass<"RISCV", [nxv32i8, nxv16i16, nxv8i32, nxv4i64], 64,
                                  (add V28M4, V8M4, V12M4, V16M4, V20M4, V24M4, V0M4, V4M4)> {
  319
  320
         let Size = 256;
  321
       }
  322
  323
       def VRM8 : RegisterClass<"RISCV", [nxv32i16, nxv16i32, nxv8i64], 64,</pre>
                                  (add V8M8, V16M8, V24M8, V0M8)> {
  324
  325
         let Size = 512;
  326
       }
  327
  328
       def VMaskVT : RegisterTypes<[nxv1i1, nxv2i1, nxv4i1, nxv8i1, nxv16i1, nxv32i1]>;
  329
  330
       def VM : RegisterClass<"RISCV", VMaskVT.types, 64, (add</pre>
  331
            (sequence "V%u", 25, 31),
            (sequence "V%u", 8, 24),
  332
  333
            (sequence "V%u", 0, 7))> {
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile
                                        ", VMaskVT.types, 64, (add V0)> {
  338
          let Size = 64;
```

```
339 }
Ilvm/lib/Target/RISCV/RISCVSchedRocket32.td
                                                                                ■ View Options
                                          Show All 11 Lines
    12
12
    13 // Rocket machine model for scheduling and other instruction cost heuristics.
13
        def Rocket32Model : SchedMachineModel {
14
    14
15
          let MicroOpBufferSize = 0; // Explicitly set to zero since Rocket is in-order.
    15
16
    16
          let IssueWidth = 1;
                                    // 1 micro-ops are dispatched per cycle.
17
    17
          let LoadLatency = 3;
18
          let MispredictPenalty = 3;
          let CompleteModel = 1;
19
    19
          let UnsupportedFeatures = [HasStdExtV];
    20
20
    21 }
21
     22
    23 //===-----====//
22
23
    24 // Define each kind of processor resource and number available.
24
    25
25
    26 // Modeling each pipeline as a ProcResource using the BufferSize = 0 since
26
    27 // Rocket is in-order.
27
     28
                          ▲ Show 20 Lines • Show All 199 Lines • Show Last 20 Lines
□ Ilvm/lib/Target/RISCV/RISCVSchedRocket64.td
                                                                                 ■ View Options
                                          Show All 10 Lines
    11 // This works with MachineScheduler. See MCSchedule.h for details.
11
12
    12
13
    13 // Rocket machine model for scheduling and other instruction cost heuristics.
    14 def Rocket64Model : SchedMachineModel {
14
15
    15
          let MicroOpBufferSize = 0; // Explicitly set to zero since Rocket is in-order.
                                    // 1 micro-ops are dispatched per cycle.
          let IssueWidth = 1;
16
    16
          let LoadLatency = 3;
17
    17
    18
          let MispredictPenalty = 3;
18
          let UnsupportedFeatures = [HasStdExtV];
     19
19
     20 }
20
    21
21
     22 | //===-----====//
22
    23 // Define each kind of processor resource and number available.
23
    24
24
    25 // Modeling each pipeline as a ProcResource using the BufferSize = 0 since
25
     26 // Rocket is in-order.
26
     27
                          ▲ Show 20 Lines • Show All 201 Lines • Show Last 20 Lines
Ilvm/lib/Target/RISCV/RISCVSubtarget.h
                                                                                 ■ View Options
                          Show First 20 Lines • Show All 44 Lines • ▼ Show 20 Line(s)
45
     45
          bool HasStdExtZbe = false;
46
          bool HasStdExtZbf = false;
  Your browser timezone setting differs from
 the timezone setting in your profile, click to
  reconcile.
          bool HasStdExtZbt = false;
```

```
52
           bool HasStdExtZbproposedc = false;
 52
     53
           bool HasStdExtV = false;
 53
     54
           bool HasRV64 = false;
 54
     55
           bool IsRV32E = false;
 55
     56
          bool EnableLinkerRelax = false;
 56
     57
          bool EnableRVCHintInstrs = false;
57
     58
          bool EnableSaveRestore = false;
 58
     59
           unsigned XLen = 32;
 59
     60
           MVT XLenVT = MVT::i32;
 60
     61
           RISCVABI::ABI TargetABI = RISCVABI::ABI_Unknown;
                           ▲ Show 20 Lines • Show All 44 Lines • ▼ Show 20 Line(s)
           bool hasStdExtZbe() const { return HasStdExtZbe; }
105
    106
106
    107
           bool hasStdExtZbf() const { return HasStdExtZbf; }
107 108
           bool hasStdExtZbm() const { return HasStdExtZbm; }
108 109
           bool hasStdExtZbp() const { return HasStdExtZbp; }
109
    110
           bool hasStdExtZbr() const { return HasStdExtZbr; }
110 111
           bool hasStdExtZbs() const { return HasStdExtZbs; }
111 112
           bool hasStdExtZbt() const { return HasStdExtZbt; }
112 113
           bool hasStdExtZbproposedc() const { return HasStdExtZbproposedc; }
    114
           bool hasStdExtV() const { return HasStdExtV; }
113 | 115
          bool is64Bit() const { return HasRV64; }
114 116
           bool isRV32E() const { return IsRV32E; }
115 117
           bool enableLinkerRelax() const { return EnableLinkerRelax; }
116 118
           bool enableRVCHintInstrs() const { return EnableRVCHintInstrs; }
117 | 119
           bool enableSaveRestore() const { return EnableSaveRestore; }
118 120
           MVT getXLenVT() const { return XLenVT; }
119
    121
           unsigned getXLen() const { return XLen; }
120 122
           RISCVABI::ABI getTargetABI() const { return TargetABI; }
                                          Show All 21 Lines
Ilvm/lib/Target/RISCV/RISCVSystemOperands.td
                                                                                ■ View Options
                         Show First 20 Lines • Show All 341 Lines • ▼ Show 20 Line(s)
         def : SysReg<"tdata3", 0x7A3>;
342
    342
343
    343
344
    344 //===-----
345
    345
        // Debug Mode Registers
346
    346 //===-----
    347 def : SysReg<"dcsr", 0x7B0>;
347
    348
         def : SysReg<"dpc", 0x7B1>;
348
         def : SysReg<"dscratch", 0x7B2>;
349
    349
    350
    351 //===-----
    352
        // User Vector CSRs
    353 | //===------
    354 def : SysReg<"vstart", 0x008>;
    355 def : SysReg<"vxsat", 0x009>;
    356 def : SysReg<"vxrm", 0x00A>;
    357 def : SysReg<"v1", 0xC20>;
         def : SysReg<"vtype", 0xC21>;
    358
         def : SysReg<"vlenb", 0xC22>;
Ilvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h
                                                                                ■ View Options
  Your browser timezone setting differs from
                                          Show All 39 Lines
  the timezone setting in your profile, click to
  reconcile.
     41
           InstFormatCL = 12,
```

```
42
     42
           InstFormatCS = 13,
43
     43
           InstFormatCA = 14,
44
    44
           InstFormatCB = 15,
45
     45
           InstFormatCJ = 16,
           InstFormatOther = 17,
46
     46
47
     47
48
           InstFormatMask = 31
     48
           InstFormatMask = 31,
49
     49
         };
50
     50
                                                                               Not Done
                                                                                                 ×
               evandro
          Why not just 32?
51
     51 // RISC-V Specific Machine Operand Flags
52
     52 enum {
53
    53
          MO_None = 0,
54
     54
          MO CALL = 1,
55
    55
          MO_{PLT} = 2,
          MO LO = 3,
56
    56
          MO_HI = 4,
57
     57
58
    58
          MO_PCREL_LO = 5,
                           ▲ Show 20 Lines • Show All 164 Lines • Show Last 20 Lines
■ Ilvm/test/MC/RISCV/rvv/add.s
                                                                                   ■ View Options
This file was added.
         # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                       | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
      3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                      | FileCheck %s --check-prefix=CHECK-ERROR
      5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
      6 # RUN:
                      | llvm-objdump -d --mattr=+experimental-v - \
      7
                       | FileCheck %s --check-prefix=CHECK-INST
         # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                       9
        # RUN:
     10
     11 vadd.vv v8, v4, v20, v0.t
     12 # CHECK-INST: vadd.vv v8, v4, v20, v0.t
     13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x00]
     # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
     15 # CHECK-UNKNOWN: 57 04 4a 00 <unknown>
     16
     17 vadd.vv v8, v4, v20
     18 # CHECK-INST: vadd.vv v8, v4, v20
     19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x02]
     20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
     21 # CHECK-UNKNOWN: 57 04 4a 02 <unknown>
     22
     23 vadd.vx v8, v4, a0, v0.t
     24 # CHECK-INST: vadd.vx v8, v4, a0, v0.t
     25 # CHECK-ENCODING: [0x57,0x44,0x45,0x00]
                                       ires the following: 'V' (Vector Instructions)
  Your browser timezone setting differs from
                                        nknown>
  the timezone setting in your profile, click to
  reconcile.
        # CHECK-INST: vadd.vx v8, v4, a0
```

```
31 # CHECK-ENCODING: [0x57,0x44,0x45,0x02]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 44 45 02 <unknown>
   35 vadd.vi v8, v4, 15, v0.t
   36 # CHECK-INST: vadd.vi v8, v4, 15, v0.t
   37 # CHECK-ENCODING: [0x57,0xb4,0x47,0x00]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 b4 47 00 <unknown>
   40
   41 vadd.vi v8, v4, 15
   42 # CHECK-INST: vadd.vi v8, v4, 15
   43 # CHECK-ENCODING: [0x57,0xb4,0x47,0x02]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 b4 47 02 <unknown>
   46
   47 vwaddu.vv v8, v4, v20, v0.t
   48 # CHECK-INST: vwaddu.vv v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x24,0x4a,0xc0]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 24 4a c0 <unknown>
   52
   53 vwaddu.vv v8, v4, v20
   54 # CHECK-INST: vwaddu.vv v8, v4, v20
   55 # CHECK-ENCODING: [0x57,0x24,0x4a,0xc2]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 24 4a c2 <unknown>
   58
   59 vwaddu.vx v8, v4, a0, v0.t
   60 # CHECK-INST: vwaddu.vx v8, v4, a0, v0.t
   61 # CHECK-ENCODING: [0x57,0x64,0x45,0xc0]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 64 45 c0 <unknown>
   64
   65 vwaddu.vx v8, v4, a0
   66 # CHECK-INST: vwaddu.vx v8, v4, a0
   67 # CHECK-ENCODING: [0x57,0x64,0x45,0xc2]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 64 45 c2 <unknown>
   70
   71 vwadd.vv v8, v4, v20, v0.t
   72 # CHECK-INST: vwadd.vv v8, v4, v20, v0.t
   73 # CHECK-ENCODING: [0x57,0x24,0x4a,0xc4]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 24 4a c4 <unknown>
   76
   77 vwadd.vv v8, v4, v20
   78 # CHECK-INST: vwadd.vv v8, v4, v20
   79 # CHECK-ENCODING: [0x57,0x24,0x4a,0xc6]
   80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 24 4a c6 <unknown>
   82
   83 vwadd.vx v8, v4, a0, v0.t
   84 # CHECK-INST: vwadd.vx v8, v4, a0, v0.t
   85 # CHECK-ENCODING: [0x57,0x64,0x45,0xc4]
   86 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
   91 # CHECK-ENCODING: [0x57,0x64,0x45,0xc6]
```

```
92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 64 45 c6 <unknown>
   94
   95 vwaddu.wv v8, v4, v20, v0.t
   96 # CHECK-INST: vwaddu.wv v8, v4, v20, v0.t
   97 # CHECK-ENCODING: [0x57,0x24,0x4a,0xd0]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 24 4a d0 <unknown>
  100
  101 vwaddu.wv v8, v4, v20
  102 # CHECK-INST: vwaddu.wv v8, v4, v20
  103 # CHECK-ENCODING: [0x57,0x24,0x4a,0xd2]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 24 4a d2 <unknown>
  106
  107 vwaddu.wx v8, v4, a0, v0.t
  108 # CHECK-INST: vwaddu.wx v8, v4, a0, v0.t
  109 # CHECK-ENCODING: [0x57,0x64,0x45,0xd0]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 64 45 d0 <unknown>
  112
  113 vwaddu.wx v8, v4, a0
  114 # CHECK-INST: vwaddu.wx v8, v4, a0
  115 # CHECK-ENCODING: [0x57,0x64,0x45,0xd2]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117
       # CHECK-UNKNOWN: 57 64 45 d2 <unknown>
  118
  119 vwadd.wv v8, v4, v20, v0.t
  120 # CHECK-INST: vwadd.wv v8, v4, v20, v0.t
  121 # CHECK-ENCODING: [0x57,0x24,0x4a,0xd4]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 24 4a d4 <unknown>
  124
  125 vwadd.wv v8, v4, v20
  126 # CHECK-INST: vwadd.wv v8, v4, v20
  127 # CHECK-ENCODING: [0x57,0x24,0x4a,0xd6]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 24 4a d6 <unknown>
  130
  131 vwadd.wx v8, v4, a0, v0.t
  132 # CHECK-INST: vwadd.wx v8, v4, a0, v0.t
  133 # CHECK-ENCODING: [0x57,0x64,0x45,0xd4]
  134 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 64 45 d4 <unknown>
  136
  137 vwadd.wx v8, v4, a0
  138 # CHECK-INST: vwadd.wx v8, v4, a0
  139 # CHECK-ENCODING: [0x57,0x64,0x45,0xd6]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 64 45 d6 <unknown>
  142
  143 vadc.vvm v8, v4, v20, v0
  144 # CHECK-INST: vadc.vvm v8, v4, v20, v0
  145 # CHECK-ENCODING: [0x57,0x04,0x4a,0x40]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 57 04 4a 40 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      a0, v0
reconcile.
                                      45,0x40]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
153 # CHECK-UNKNOWN: 57 44 45 40 <unknown>
  154
  155 vadc.vim v8, v4, 15, v0
  156 # CHECK-INST: vadc.vim v8, v4, 15, v0
  157 # CHECK-ENCODING: [0x57,0xb4,0x47,0x40]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 b4 47 40 <unknown>
  160
  161 vmadc.vvm v8, v4, v20, v0
  162 # CHECK-INST: vmadc.vvm v8, v4, v20, v0
  163 # CHECK-ENCODING: [0x57,0x04,0x4a,0x44]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 57 04 4a 44 <unknown>
  166
  167 vmadc.vxm v8, v4, a0, v0
  168 # CHECK-INST: vmadc.vxm v8, v4, a0, v0
  169 # CHECK-ENCODING: [0x57,0x44,0x45,0x44]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  171 # CHECK-UNKNOWN: 57 44 45 44 <unknown>
  172
  173 vmadc.vim v8, v4, 15, v0
  174 # CHECK-INST: vmadc.vim v8, v4, 15, v0
  175 # CHECK-ENCODING: [0x57,0xb4,0x47,0x44]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  177 | # CHECK-UNKNOWN: 57 b4 47 44 <unknown>
  178
  179 vmadc.vv v8, v4, v20
  180 # CHECK-INST: vmadc.vv v8, v4, v20
  181 # CHECK-ENCODING: [0x57,0x04,0x4a,0x46]
  182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  183 # CHECK-UNKNOWN: 57 04 4a 46 <unknown>
  184
  185 vmadc.vx v8, v4, a0
  186 # CHECK-INST: vmadc.vx v8, v4, a0
  187 # CHECK-ENCODING: [0x57,0x44,0x45,0x46]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  189
       # CHECK-UNKNOWN: 57 44 45 46 <unknown>
  190
  191 vmadc.vi v8, v4, 15
  192 # CHECK-INST: vmadc.vi v8, v4, 15
  193 # CHECK-ENCODING: [0x57,0xb4,0x47,0x46]
  194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 57 b4 47 46 <unknown>
  196
  197 vsaddu.vv v8, v4, v20, v0.t
  198 # CHECK-INST: vsaddu.vv v8, v4, v20, v0.t
  199 # CHECK-ENCODING: [0x57,0x04,0x4a,0x80]
  200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  201 # CHECK-UNKNOWN: 57 04 4a 80 <unknown>
  202
  203 vsaddu.vv v8, v4, v20
  204 # CHECK-INST: vsaddu.vv v8, v4, v20
  205 # CHECK-ENCODING: [0x57,0x04,0x4a,0x82]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  206
       # CHECK-UNKNOWN: 57 04 4a 82 <unknown>
  207
  208
Your browser timezone setting differs from
                                       a0, v0.t
the timezone setting in your profile, click to
                                      45,0x801
reconcile.
                                      ires the following: 'V' (Vector Instructions)
  213 # CHECK-UNKNOWN: 57 44 45 80 <unknown>
```

```
214
  215 vsaddu.vx v8, v4, a0
  216 # CHECK-INST: vsaddu.vx v8, v4, a0
      # CHECK-ENCODING: [0x57,0x44,0x45,0x82]
  217
  218 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  219 # CHECK-UNKNOWN: 57 44 45 82 <unknown>
  220
  221 | vsaddu.vi v8, v4, 15, v0.t
  222 # CHECK-INST: vsaddu.vi v8, v4, 15, v0.t
  223 # CHECK-ENCODING: [0x57,0xb4,0x47,0x80]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  225 # CHECK-UNKNOWN: 57 b4 47 80 <unknown>
  226
  227 vsaddu.vi v8, v4, 15
  228 # CHECK-INST: vsaddu.vi v8, v4, 15
  229 # CHECK-ENCODING: [0x57,0xb4,0x47,0x82]
  230 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  231 # CHECK-UNKNOWN: 57 b4 47 82 <unknown>
  232
  233 vsadd.vv v8, v4, v20, v0.t
  234 # CHECK-INST: vsadd.vv v8, v4, v20, v0.t
  235 # CHECK-ENCODING: [0x57,0x04,0x4a,0x84]
  236 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  237 # CHECK-UNKNOWN: 57 04 4a 84 <unknown>
  238
  239 vsadd.vv v8, v4, v20
  240 # CHECK-INST: vsadd.vv v8, v4, v20
  241 # CHECK-ENCODING: [0x57,0x04,0x4a,0x86]
  242 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  243 # CHECK-UNKNOWN: 57 04 4a 86 <unknown>
  244
  245 vsadd.vx v8, v4, a0, v0.t
      # CHECK-INST: vsadd.vx v8, v4, a0, v0.t
  246
  247 # CHECK-ENCODING: [0x57,0x44,0x45,0x84]
  248 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  249 | # CHECK-UNKNOWN: 57 44 45 84 <unknown>
  250
  251 vsadd.vx v8, v4, a0
  252 # CHECK-INST: vsadd.vx v8, v4, a0
  253 # CHECK-ENCODING: [0x57,0x44,0x45,0x86]
  254 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  255 # CHECK-UNKNOWN: 57 44 45 86 <unknown>
  256
  257 vsadd.vi v8, v4, 15, v0.t
  258 # CHECK-INST: vsadd.vi v8, v4, 15, v0.t
  259 # CHECK-ENCODING: [0x57,0xb4,0x47,0x84]
      # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  260
  261 # CHECK-UNKNOWN: 57 b4 47 84 <unknown>
  262
  263 vsadd.vi v8, v4, 15
  264 # CHECK-INST: vsadd.vi v8, v4, 15
  265 # CHECK-ENCODING: [0x57,0xb4,0x47,0x86]
  266 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 57 b4 47 86 <unknown>
  267
  268
  269 vaadd.vv v8, v4, v20, v0.t
                                      v20, v0.t
Your browser timezone setting differs from
                                      4a,0x24]
the timezone setting in your profile, click to
                                      ires the following: 'V' (Vector Instructions)
reconcile.
                                      nknown>
  274
```

2/-

```
275 vaadd.vv v8, v4, v20
276 # CHECK-INST: vaadd.vv v8, v4, v20
277 # CHECK-ENCODING: [0x57,0x24,0x4a,0x26]
    # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
278
279 # CHECK-UNKNOWN: 57 24 4a 26 <unknown>
280
281 vaadd.vx v8, v4, a0, v0.t
282 # CHECK-INST: vaadd.vx v8, v4, a0, v0.t
283 # CHECK-ENCODING: [0x57,0x64,0x45,0x24]
284 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    # CHECK-UNKNOWN: 57 64 45 24 <unknown>
285
286
287 vaadd.vx v8, v4, a0
288 # CHECK-INST: vaadd.vx v8, v4, a0
289 # CHECK-ENCODING: [0x57,0x64,0x45,0x26]
290 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
291 # CHECK-UNKNOWN: 57 64 45 26 <unknown>
292
293 vaaddu.vv v8, v4, v20, v0.t
294 # CHECK-INST: vaaddu.vv v8, v4, v20, v0.t
295 # CHECK-ENCODING: [0x57,0x24,0x4a,0x20]
296 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
297 # CHECK-UNKNOWN: 57 24 4a 20 <unknown>
298
299 vaaddu.vv v8, v4, v20
300 # CHECK-INST: vaaddu.vv v8, v4, v20
301 # CHECK-ENCODING: [0x57,0x24,0x4a,0x22]
302 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
303 # CHECK-UNKNOWN: 57 24 4a 22 <unknown>
304
305 | vaaddu.vx v8, v4, a0, v0.t
306 # CHECK-INST: vaaddu.vx v8, v4, a0, v0.t
    # CHECK-ENCODING: [0x57,0x64,0x45,0x20]
308 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
309 # CHECK-UNKNOWN: 57 64 45 20 <unknown>
310
311 vaaddu.vx v8, v4, a0
312 # CHECK-INST: vaaddu.vx v8, v4, a0
313 # CHECK-ENCODING: [0x57,0x64,0x45,0x22]
314 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
315 # CHECK-UNKNOWN: 57 64 45 22 <unknown>
```

### llvm/test/MC/RISCV/rvv/and.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                      | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                      | FileCheck %s --check-prefix=CHECK-ERROR
    5 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                     | llvm-objdump -d --mattr=+experimental-v - \
    7 # RUN:
                      | FileCheck %s --check-prefix=CHECK-INST
       # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \</pre>
    9 # RUN:
                      | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       20, v0.t
reconcile.
                                        4a,0x24]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
15 # CHECK-UNKNOWN: 57 04 4a 24 <unknown>
16
17 vand.vv v8, v4, v20
18 # CHECK-INST: vand.vv v8, v4, v20
19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x26]
20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
21 # CHECK-UNKNOWN: 57 04 4a 26 <unknown>
23 vand.vx v8, v4, a0, v0.t
24 # CHECK-INST: vand.vx v8, v4, a0, v0.t
25 # CHECK-ENCODING: [0x57,0x44,0x45,0x24]
26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
27 # CHECK-UNKNOWN: 57 44 45 24 <unknown>
28
29 vand.vx v8, v4, a0
30 # CHECK-INST: vand.vx v8, v4, a0
31 # CHECK-ENCODING: [0x57,0x44,0x45,0x26]
32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
33 # CHECK-UNKNOWN: 57 44 45 26 <unknown>
34
35 vand.vi v8, v4, 15, v0.t
36 # CHECK-INST: vand.vi v8, v4, 15, v0.t
37 # CHECK-ENCODING: [0x57,0xb4,0x47,0x24]
38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
39 # CHECK-UNKNOWN: 57 b4 47 24 <unknown>
40
41 vand.vi v8, v4, 15
42 # CHECK-INST: vand.vi v8, v4, 15
43 # CHECK-ENCODING: [0x57,0xb4,0x47,0x26]
44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
45 # CHECK-UNKNOWN: 57 b4 47 26 <unknown>
```

# llvm/test/MC/RISCV/rvv/clip.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v - \
    7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                    10
   11 vnclipu.wv v8, v4, v20, v0.t
   12 # CHECK-INST: vnclipu.wv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0xb8]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a b8 <unknown>
   16
   17 vnclipu.wv v8, v4, v20
   18 # CHECK-INST: vnclipu.wv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x04,0x4a,0xba]
                                    ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                    nknown>
the timezone setting in your profile, click to
reconcile.
   24 # CHECK-INST: vnclipu.wx v8, v4, a0, v0.t
```

```
25 # CHECK-ENCODING: [0x57,0x44,0x45,0xb8]
   26 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 44 45 b8 <unknown>
   28
   29 vnclipu.wx v8, v4, a0
   30 # CHECK-INST: vnclipu.wx v8, v4, a0
   31 # CHECK-ENCODING: [0x57,0x44,0x45,0xba]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 44 45 ba <unknown>
   34
   35 vnclipu.wi v8, v4, 31, v0.t
   36 # CHECK-INST: vnclipu.wi v8, v4, 31, v0.t
   37 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xb8]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 b4 4f b8 <unknown>
   40
   41 vnclipu.wi v8, v4, 31
   42 # CHECK-INST: vnclipu.wi v8, v4, 31
   43 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xba]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 b4 4f ba <unknown>
   46
   47 vnclip.wv v8, v4, v20, v0.t
   48 # CHECK-INST: vnclip.wv v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x04,0x4a,0xbc]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 04 4a bc <unknown>
   52
   53 vnclip.wv v8, v4, v20
   54 # CHECK-INST: vnclip.wv v8, v4, v20
   55 # CHECK-ENCODING: [0x57,0x04,0x4a,0xbe]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 04 4a be <unknown>
   58
   59 vnclip.wx v8, v4, a0, v0.t
   60 # CHECK-INST: vnclip.wx v8, v4, a0, v0.t
   61 # CHECK-ENCODING: [0x57,0x44,0x45,0xbc]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 44 45 bc <unknown>
   64
   65 vnclip.wx v8, v4, a0
   66 # CHECK-INST: vnclip.wx v8, v4, a0
   67 # CHECK-ENCODING: [0x57,0x44,0x45,0xbe]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 44 45 be <unknown>
   70
   71 vnclip.wi v8, v4, 31, v0.t
   72 # CHECK-INST: vnclip.wi v8, v4, 31, v0.t
   73 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xbc]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 b4 4f bc <unknown>
   76
   77 vnclip.wi v8, v4, 31
   78 # CHECK-INST: vnclip.wi v8, v4, 31
   79 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xbe]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
```

the timezone setting in your profile, click to reconcile.

■ View Options

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                     | FileCheck %s --check-prefix=CHECK-ERROR
    4 # RUN:
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                   | llvm-objdump -d --mattr=+experimental-v - \
    7 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                    | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vmseq.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vmseq.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x60]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a 60 <unknown>
   16
   17 vmseq.vv v8, v4, v20
   18 # CHECK-INST: vmseq.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x62]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 04 4a 62 <unknown>
   22
   23 vmseq.vx v8, v4, a0, v0.t
   24 # CHECK-INST: vmseq.vx v8, v4, a0, v0.t
   25 # CHECK-ENCODING: [0x57,0x44,0x45,0x60]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 44 45 60 <unknown>
   28
   29 vmseq.vx v8, v4, a0
   30 # CHECK-INST: vmseq.vx v8, v4, a0
   31 # CHECK-ENCODING: [0x57,0x44,0x45,0x62]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 44 45 62 <unknown>
   34
   35 vmseq.vi v8, v4, 15, v0.t
   36 # CHECK-INST: vmseq.vi v8, v4, 15, v0.t
   37 # CHECK-ENCODING: [0x57,0xb4,0x47,0x60]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 b4 47 60 <unknown>
   40
   41 vmseq.vi v8, v4, 15
   42 # CHECK-INST: vmseq.vi v8, v4, 15
   43 # CHECK-ENCODING: [0x57,0xb4,0x47,0x62]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 b4 47 62 <unknown>
   46
   47 vmsne.vv v8, v4, v20, v0.t
   48 # CHECK-INST: vmsne.vv v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x04,0x4a,0x64]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 04 4a 64 <unknown>
   52
   53 vmsne.vv v8, v4, v20
   54 # CHECK-INST: vmsne.vv v8. v4. v20
                                      4a,0x661
Your browser timezone setting differs from
                                      ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
                                      nknown>
reconcile.
   59 vmsne.vx v8, v4, a0, v0.t
```

```
60 # CHECK-INST: vmsne.vx v8, v4, a0, v0.t
   61 # CHECK-ENCODING: [0x57,0x44,0x45,0x64]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 44 45 64 <unknown>
   64
   65 vmsne.vx v8, v4, a0
   66 # CHECK-INST: vmsne.vx v8, v4, a0
   67 # CHECK-ENCODING: [0x57,0x44,0x45,0x66]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 44 45 66 <unknown>
   71 vmsne.vi v8, v4, 15, v0.t
   72 # CHECK-INST: vmsne.vi v8, v4, 15, v0.t
   73 # CHECK-ENCODING: [0x57,0xb4,0x47,0x64]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 b4 47 64 <unknown>
   76
   77 vmsne.vi v8, v4, 15
   78 # CHECK-INST: vmsne.vi v8, v4, 15
   79 # CHECK-ENCODING: [0x57,0xb4,0x47,0x66]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 b4 47 66 <unknown>
   82
   83 vmsltu.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vmsltu.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x04,0x4a,0x68]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 04 4a 68 <unknown>
   88
   89 vmsltu.vv v8, v4, v20
   90 # CHECK-INST: vmsltu.vv v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x04,0x4a,0x6a]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 04 4a 6a <unknown>
   94
   95 vmsltu.vx v8, v4, a0, v0.t
   96 # CHECK-INST: vmsltu.vx v8, v4, a0, v0.t
   97 # CHECK-ENCODING: [0x57,0x44,0x45,0x68]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 44 45 68 <unknown>
  100
  101 vmsltu.vx v8, v4, a0
  102 # CHECK-INST: vmsltu.vx v8, v4, a0
  103 # CHECK-ENCODING: [0x57,0x44,0x45,0x6a]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 44 45 6a <unknown>
  106
  107 vmslt.vv v8, v4, v20, v0.t
  108 # CHECK-INST: vmslt.vv v8, v4, v20, v0.t
  109 # CHECK-ENCODING: [0x57,0x04,0x4a,0x6c]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 04 4a 6c <unknown>
  112
  113 vmslt.vv v8, v4, v20
  114 # CHECK-INST: vmslt.vv v8, v4, v20
  115 # CHECK-ENCODING: [0x57,0x04,0x4a,0x6e]
                                      ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
  120 # CHECK-INST: vmslt.vx v8, v4, a0, v0.t
```

```
121 # CHECK-ENCODING: [0x57,0x44,0x45,0x6c]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 44 45 6c <unknown>
  124
  125 vmslt.vx v8, v4, a0
  126 # CHECK-INST: vmslt.vx v8, v4, a0
  127 # CHECK-ENCODING: [0x57,0x44,0x45,0x6e]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 44 45 6e <unknown>
  130
  131 vmsleu.vv v8, v4, v20, v0.t
  132 # CHECK-INST: vmsleu.vv v8, v4, v20, v0.t
  133 # CHECK-ENCODING: [0x57,0x04,0x4a,0x70]
  134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 04 4a 70 <unknown>
  136
  137 vmsleu.vv v8, v4, v20
  138 # CHECK-INST: vmsleu.vv v8, v4, v20
  139 # CHECK-ENCODING: [0x57,0x04,0x4a,0x72]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 04 4a 72 <unknown>
  142
  143 vmsleu.vx v8, v4, a0, v0.t
  144 # CHECK-INST: vmsleu.vx v8, v4, a0, v0.t
  145 # CHECK-ENCODING: [0x57,0x44,0x45,0x70]
      # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 57 44 45 70 <unknown>
  148
  149 vmsleu.vx v8, v4, a0
  150 # CHECK-INST: vmsleu.vx v8, v4, a0
  151 # CHECK-ENCODING: [0x57,0x44,0x45,0x72]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 57 44 45 72 <unknown>
  154
  155 vmsleu.vi v8, v4, 15, v0.t
  156 # CHECK-INST: vmsleu.vi v8, v4, 15, v0.t
  157 # CHECK-ENCODING: [0x57,0xb4,0x47,0x70]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 b4 47 70 <unknown>
  160
  161 vmsleu.vi v8, v4, 15
  162 # CHECK-INST: vmsleu.vi v8, v4, 15
  163 # CHECK-ENCODING: [0x57,0xb4,0x47,0x72]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 57 b4 47 72 <unknown>
  166
  167 vmsle.vv v8, v4, v20, v0.t
  168 # CHECK-INST: vmsle.vv v8, v4, v20, v0.t
  169 # CHECK-ENCODING: [0x57,0x04,0x4a,0x74]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  171 # CHECK-UNKNOWN: 57 04 4a 74 <unknown>
  172
  173 vmsle.vv v8, v4, v20
  174 # CHECK-INST: vmsle.vv v8, v4, v20
  175 # CHECK-ENCODING: [0x57,0x04,0x4a,0x76]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      a0, v0.t
  181 # CHECK-ENCODING: [0x57,0x44,0x45,0x74]
```

```
182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  183
       # CHECK-UNKNOWN: 57 44 45 74 <unknown>
  184
  185 vmsle.vx v8, v4, a0
  186 # CHECK-INST: vmsle.vx v8, v4, a0
  187 # CHECK-ENCODING: [0x57,0x44,0x45,0x76]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  189 # CHECK-UNKNOWN: 57 44 45 76 <unknown>
  190
  191 vmsle.vi v8, v4, 15, v0.t
  192 # CHECK-INST: vmsle.vi v8, v4, 15, v0.t
  193 # CHECK-ENCODING: [0x57,0xb4,0x47,0x74]
  194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 57 b4 47 74 <unknown>
  196
  197 vmsle.vi v8, v4, 15
  198 # CHECK-INST: vmsle.vi v8, v4, 15
  199 # CHECK-ENCODING: [0x57,0xb4,0x47,0x76]
  200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  201 # CHECK-UNKNOWN: 57 b4 47 76 <unknown>
  202
  203 vmsgtu.vx v8, v4, a0, v0.t
  204 # CHECK-INST: vmsgtu.vx v8, v4, a0, v0.t
  205 # CHECK-ENCODING: [0x57,0x44,0x45,0x78]
  206 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  207 # CHECK-UNKNOWN: 57 44 45 78 <unknown>
  208
  209 vmsgtu.vx v8, v4, a0
  210 # CHECK-INST: vmsgtu.vx v8, v4, a0
  211 # CHECK-ENCODING: [0x57,0x44,0x45,0x7a]
  212 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  213 # CHECK-UNKNOWN: 57 44 45 7a <unknown>
  214
  215 vmsgtu.vi v8, v4, 15, v0.t
  216 # CHECK-INST: vmsgtu.vi v8, v4, 15, v0.t
  217 # CHECK-ENCODING: [0x57,0xb4,0x47,0x78]
  218 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  219 # CHECK-UNKNOWN: 57 b4 47 78 <unknown>
  220
  221 vmsgtu.vi v8, v4, 15
  222 # CHECK-INST: vmsgtu.vi v8, v4, 15
  223 # CHECK-ENCODING: [0x57,0xb4,0x47,0x7a]
  224 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  225 # CHECK-UNKNOWN: 57 b4 47 7a <unknown>
  226
  227 vmsgt.vx v8, v4, a0, v0.t
  228 # CHECK-INST: vmsgt.vx v8, v4, a0, v0.t
  229 # CHECK-ENCODING: [0x57,0x44,0x45,0x7c]
  230 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  231 # CHECK-UNKNOWN: 57 44 45 7c <unknown>
  232
  233 vmsgt.vx v8, v4, a0
  234 # CHECK-INST: vmsgt.vx v8, v4, a0
  235 # CHECK-ENCODING: [0x57,0x44,0x45,0x7e]
  236 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 57 44 45 7e <unknown>
  237
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      15, v0.t
reconcile.
                                      47,0x7c]
  242 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
# CHECK-UNKNOWN: 57 b4 47 7c <unknown>

244

245 vmsgt.vi v8, v4, 15

246 # CHECK-INST: vmsgt.vi v8, v4, 15

247 # CHECK-ENCODING: [0x57,0xb4,0x47,0x7e]

248 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)

249 # CHECK-UNKNOWN: 57 b4 47 7e <unknown>
```

## **■ Ilvm/test/MC/RISCV/rvv/convert.s**

**■ View Options** 

```
This file was added.
     1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                      | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
     3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                      | FileCheck %s --check-prefix=CHECK-ERROR
     4 # RUN:
     5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
        # RUN:
                      | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
     7 # RUN:
                      | FileCheck %s --check-prefix=CHECK-INST
     8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                      9 # RUN:
    10
    11 vfcvt.xu.f.v v8, v4, v0.t
    12 # CHECK-INST: vfcvt.xu.f.v v8, v4, v0.t
    13 # CHECK-ENCODING: [0x57,0x14,0x40,0x88]
     14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
        (Vector Instructions)
    15 # CHECK-UNKNOWN: 57 14 40 88 <unknown>
    16
    17 vfcvt.xu.f.v v8, v4
     18 # CHECK-INST: vfcvt.xu.f.v v8, v4
    19 # CHECK-ENCODING: [0x57,0x14,0x40,0x8a]
     20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
    21 # CHECK-UNKNOWN: 57 14 40 8a <unknown>
    22
     23 vfcvt.x.f.v v8, v4, v0.t
     24 # CHECK-INST: vfcvt.x.f.v v8, v4, v0.t
     25 # CHECK-ENCODING: [0x57,0x94,0x40,0x88]
     26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
        (Vector Instructions)
     27 # CHECK-UNKNOWN: 57 94 40 88 <unknown>
     28
     29 vfcvt.x.f.v v8, v4
     30 # CHECK-INST: vfcvt.x.f.v v8, v4
     31 # CHECK-ENCODING: [0x57,0x94,0x40,0x8a]
     32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
        (Vector Instructions)
     33 # CHECK-UNKNOWN: 57 94 40 8a <unknown>
     34
     35 vfcvt.f.xu.v v8, v4, v0.t
     36 # CHECK-INST: vfcvt.f.xu.v v8, v4, v0.t
     37 # CHECK-ENCODING: [0x57,0x14,0x41,0x88]
     38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
     39 # CHECK-UNKNOWN: 57 14 41 88 <unknown>
 Your browser timezone setting differs from
 the timezone setting in your profile, click to
                                       v4
 reconcile.
                                       41,0x8a]
    44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
```

```
(Vector Instructions)
   45 # CHECK-UNKNOWN: 57 14 41 8a <unknown>
   46
   47 vfcvt.f.x.v v8, v4, v0.t
   48 # CHECK-INST: vfcvt.f.x.v v8, v4, v0.t
   49 # CHECK-ENCODING: [0x57,0x94,0x41,0x88]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 94 41 88 <unknown>
   52
   53 vfcvt.f.x.v v8, v4
   54 # CHECK-INST: vfcvt.f.x.v v8, v4
   55 # CHECK-ENCODING: [0x57,0x94,0x41,0x8a]
   56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 94 41 8a <unknown>
   58
   59 vfwcvt.xu.f.v v8, v4, v0.t
   60 # CHECK-INST: vfwcvt.xu.f.v v8, v4, v0.t
   61 # CHECK-ENCODING: [0x57,0x14,0x44,0x88]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 14 44 88 <unknown>
   64
   65 vfwcvt.xu.f.v v8, v4
   66 # CHECK-INST: vfwcvt.xu.f.v v8, v4
   67 # CHECK-ENCODING: [0x57,0x14,0x44,0x8a]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 44 8a <unknown>
   69
   70
   71 vfwcvt.x.f.v v8, v4, v0.t
   72 # CHECK-INST: vfwcvt.x.f.v v8, v4, v0.t
   73 # CHECK-ENCODING: [0x57,0x94,0x44,0x88]
   74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 94 44 88 <unknown>
   76
   77 vfwcvt.x.f.v v8, v4
   78 # CHECK-INST: vfwcvt.x.f.v v8, v4
   79 # CHECK-ENCODING: [0x57,0x94,0x44,0x8a]
   80 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 94 44 8a <unknown>
   82
   83 vfwcvt.f.xu.v v8, v4, v0.t
   84 # CHECK-INST: vfwcvt.f.xu.v v8, v4, v0.t
   85 # CHECK-ENCODING: [0x57,0x14,0x45,0x88]
   86 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 14 45 88 <unknown>
   88
   89 vfwcvt.f.xu.v v8, v4
   90 # CHECK-INST: vfwcvt.f.xu.v v8, v4
       # CHECK-ENCODING: [0x57,0x14,0x45,0x8a]
   92 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      v4, v0.t
   97 # CHECK-ENCODING: [0x57,0x94,0x45,0x88]
```

```
98 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   99
       # CHECK-UNKNOWN: 57 94 45 88 <unknown>
  100
       vfwcvt.f.x.v v8, v4
  101
  102 # CHECK-INST: vfwcvt.f.x.v v8, v4
  103 # CHECK-ENCODING: [0x57,0x94,0x45,0x8a]
  104
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  105
       # CHECK-UNKNOWN: 57 94 45 8a <unknown>
  106
  107 vfwcvt.f.f.v v8, v4, v0.t
  108 # CHECK-INST: vfwcvt.f.f.v v8, v4, v0.t
  109 # CHECK-ENCODING: [0x57,0x14,0x46,0x88]
  110 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 14 46 88 <unknown>
  112
  113 vfwcvt.f.f.v v8, v4
  114 # CHECK-INST: vfwcvt.f.f.v v8, v4
  115 # CHECK-ENCODING: [0x57,0x14,0x46,0x8a]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 14 46 8a <unknown>
  118
  119 vfncvt.xu.f.w v8, v4, v0.t
  120 # CHECK-INST: vfncvt.xu.f.w v8, v4, v0.t
  121 # CHECK-ENCODING: [0x57,0x14,0x48,0x88]
  122 | # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 48 88 <unknown>
  123
  124
  125 vfncvt.xu.f.w v8, v4
  126 # CHECK-INST: vfncvt.xu.f.w v8, v4
       # CHECK-ENCODING: [0x57,0x14,0x48,0x8a]
  127
  128 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 14 48 8a <unknown>
  130
  131 vfncvt.x.f.w v8, v4, v0.t
  132 # CHECK-INST: vfncvt.x.f.w v8, v4, v0.t
  133 # CHECK-ENCODING: [0x57,0x94,0x48,0x88]
  134
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 94 48 88 <unknown>
  136
  137 vfncvt.x.f.w v8, v4
  138 # CHECK-INST: vfncvt.x.f.w v8, v4
  139 # CHECK-ENCODING: [0x57,0x94,0x48,0x8a]
  140 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  141
       # CHECK-UNKNOWN: 57 94 48 8a <unknown>
  142
  143 vfncvt.f.xu.w v8, v4, v0.t
  144 # CHECK-INST: vfncvt.f.xu.w v8, v4, v0.t
  145
       # CHECK-ENCODING: [0x57,0x14,0x49,0x88]
  146 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
  150 # CHECK-INST: vfncvt.f.xu.w v8, v4
```

```
151 # CHECK-ENCODING: [0x57,0x14,0x49,0x8a]
152 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
153 # CHECK-UNKNOWN: 57 14 49 8a <unknown>
154
155 vfncvt.f.x.w v8, v4, v0.t
156 # CHECK-INST: vfncvt.f.x.w v8, v4, v0.t
157 # CHECK-ENCODING: [0x57,0x94,0x49,0x88]
158
    # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
159
    # CHECK-UNKNOWN: 57 94 49 88 <unknown>
160
161 vfncvt.f.x.w v8, v4
162 # CHECK-INST: vfncvt.f.x.w v8, v4
163 # CHECK-ENCODING: [0x57,0x94,0x49,0x8a]
    # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
165
    # CHECK-UNKNOWN: 57 94 49 8a <unknown>
166
167 vfncvt.f.f.w v8, v4, v0.t
168 # CHECK-INST: vfncvt.f.f.w v8, v4, v0.t
169 # CHECK-ENCODING: [0x57,0x14,0x4a,0x88]
170 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
171 # CHECK-UNKNOWN: 57 14 4a 88 <unknown>
172
173 vfncvt.f.f.w v8, v4
174 # CHECK-INST: vfncvt.f.f.w v8, v4
175 # CHECK-ENCODING: [0x57,0x14,0x4a,0x8a]
    # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
    # CHECK-UNKNOWN: 57 14 4a 8a <unknown>
177
178
179 vfncvt.rod.f.f.w v8, v4, v0.t
180 # CHECK-INST: vfncvt.rod.f.f.w v8, v4, v0.t
181 # CHECK-ENCODING: [0x57,0x94,0x4a,0x88]
182 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
    # CHECK-UNKNOWN: 57 94 4a 88 <unknown>
183
184
185 vfncvt.rod.f.f.w v8, v4
186 # CHECK-INST: vfncvt.rod.f.f.w v8, v4
187
    # CHECK-ENCODING: [0x57,0x94,0x4a,0x8a]
188 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
189 # CHECK-UNKNOWN: 57 94 4a 8a <unknown>
```

# ■ Ilvm/test/MC/RISCV/rvv/div.s

**■ View Options** 

This file was added.

```
11 vdivu.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vdivu.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x24,0x4a,0x80]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 24 4a 80 <unknown>
   16
   17 vdivu.vv v8, v4, v20
   18 # CHECK-INST: vdivu.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x24,0x4a,0x82]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 24 4a 82 <unknown>
   22
   23 vdivu.vx v8, v4, a0, v0.t
   24 # CHECK-INST: vdivu.vx v8, v4, a0, v0.t
   25 # CHECK-ENCODING: [0x57,0x64,0x45,0x80]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 64 45 80 <unknown>
   28
   29 vdivu.vx v8, v4, a0
   30 # CHECK-INST: vdivu.vx v8, v4, a0
   31 # CHECK-ENCODING: [0x57,0x64,0x45,0x82]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 64 45 82 <unknown>
   35 vdiv.vv v8, v4, v20, v0.t
   36 # CHECK-INST: vdiv.vv v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x24,0x4a,0x84]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 24 4a 84 <unknown>
   40
   41 vdiv.vv v8, v4, v20
   42 # CHECK-INST: vdiv.vv v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x24,0x4a,0x86]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 24 4a 86 <unknown>
   46
   47 vdiv.vx v8, v4, a0, v0.t
   48 # CHECK-INST: vdiv.vx v8, v4, a0, v0.t
   49 # CHECK-ENCODING: [0x57,0x64,0x45,0x84]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 64 45 84 <unknown>
   52
   53 vdiv.vx v8, v4, a0
   54 # CHECK-INST: vdiv.vx v8, v4, a0
   55 # CHECK-ENCODING: [0x57,0x64,0x45,0x86]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 64 45 86 <unknown>
   58
   59 vremu.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vremu.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x24,0x4a,0x88]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 24 4a 88 <unknown>
   64
   65 vremu.vv v8, v4, v20
   66 # CHECK-INST: vremu.vv v8, v4, v20
                                      4a,0x8a]
Your browser timezone setting differs from
                                      ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
                                      nknown>
reconcile.
```

71 vremu.vx v8, v4, a0, v0.t

78/147

```
72 # CHECK-INST: vremu.vx v8, v4, a0, v0.t
73 # CHECK-ENCODING: [0x57,0x64,0x45,0x88]
74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
75 # CHECK-UNKNOWN: 57 64 45 88 <unknown>
76
77 vremu.vx v8, v4, a0
 78 # CHECK-INST: vremu.vx v8, v4, a0
79 # CHECK-ENCODING: [0x57,0x64,0x45,0x8a]
 80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
81 # CHECK-UNKNOWN: 57 64 45 8a <unknown>
 82
83 vrem.vv v8, v4, v20, v0.t
84 # CHECK-INST: vrem.vv v8, v4, v20, v0.t
85 # CHECK-ENCODING: [0x57,0x24,0x4a,0x8c]
 86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
87 # CHECK-UNKNOWN: 57 24 4a 8c <unknown>
ጸጸ
89 vrem.vv v8, v4, v20
90 # CHECK-INST: vrem.vv v8, v4, v20
91 # CHECK-ENCODING: [0x57,0x24,0x4a,0x8e]
92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
93 # CHECK-UNKNOWN: 57 24 4a 8e <unknown>
94
95 vrem.vx v8, v4, a0, v0.t
96 # CHECK-INST: vrem.vx v8, v4, a0, v0.t
97 # CHECK-ENCODING: [0x57,0x64,0x45,0x8c]
98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
99 # CHECK-UNKNOWN: 57 64 45 8c <unknown>
100
101 vrem.vx v8, v4, a0
102 # CHECK-INST: vrem.vx v8, v4, a0
103 # CHECK-ENCODING: [0x57,0x64,0x45,0x8e]
    # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
105 # CHECK-UNKNOWN: 57 64 45 8e <unknown>
```

### Ilvm/test/MC/RISCV/rvv/fadd.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                   | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    6 # RUN:
    7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    9 # RUN:
                    10
   11 vfadd.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vfadd.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x00]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 14 4a 00 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                     v20
reconcile.
                                     4a,0x02]
   20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
```

```
(Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a 02 <unknown>
   22
   23 vfadd.vf v8, v4, fa0, v0.t
   24 # CHECK-INST: vfadd.vf v8, v4, fa0, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0x00]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 54 45 00 <unknown>
   28
   29 vfadd.vf v8, v4, fa0
   30 # CHECK-INST: vfadd.vf v8, v4, fa0
   31 # CHECK-ENCODING: [0x57,0x54,0x45,0x02]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 54 45 02 <unknown>
   34
   35 vfwadd.vv v8, v4, v20, v0.t
   36 # CHECK-INST: vfwadd.vv v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x14,0x4a,0xc0]
   38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 14 4a c0 <unknown>
   40
   41 vfwadd.vv v8, v4, v20
   42 # CHECK-INST: vfwadd.vv v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x14,0x4a,0xc2]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 14 4a c2 <unknown>
   46
   47 vfwadd.vf v8, v4, fa0, v0.t
   48 # CHECK-INST: vfwadd.vf v8, v4, fa0, v0.t
   49 # CHECK-ENCODING: [0x57,0x54,0x45,0xc0]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 54 45 c0 <unknown>
   52
   53 vfwadd.vf v8, v4, fa0
   54 # CHECK-INST: vfwadd.vf v8, v4, fa0
   55 # CHECK-ENCODING: [0x57,0x54,0x45,0xc2]
   56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 54 45 c2 <unknown>
   58
   59 vfwadd.wv v8, v4, v20, v0.t
   60 # CHECK-INST: vfwadd.wv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x14,0x4a,0xd0]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 14 4a d0 <unknown>
   64
   65 vfwadd.wv v8, v4, v20
   66 # CHECK-INST: vfwadd.wv v8, v4, v20
   67
       # CHECK-ENCODING: [0x57,0x14,0x4a,0xd2]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                       fa0, v0.t
   73 # CHECK-ENCODING: [0x57,0x54,0x45,0xd0]
```

```
74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
75 # CHECK-UNKNOWN: 57 54 45 d0 <unknown>
76
77 vfwadd.wf v8, v4, fa0
78 # CHECK-INST: vfwadd.wf v8, v4, fa0
79 # CHECK-ENCODING: [0x57,0x54,0x45,0xd2]
80 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
81 # CHECK-UNKNOWN: 57 54 45 d2 <unknown>
```

# llvm/test/MC/RISCV/rvv/fcompare.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    2 # RUN:
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                     | FileCheck %s --check-prefix=CHECK-ERROR
    4 # RUN:
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    9
                     # RUN:
   10
   11 vmfeq.vv v8, v4, v20, v0.t
      # CHECK-INST: vmfeq.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x60]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 14 4a 60 <unknown>
   16
   17 vmfeq.vv v8, v4, v20
   18 # CHECK-INST: vmfeq.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x62]
   20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a 62 <unknown>
   22
   23 vmfeq.vf v8, v4, fa0, v0.t
   24 # CHECK-INST: vmfeq.vf v8, v4, fa0, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0x60]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27
       # CHECK-UNKNOWN: 57 54 45 60 <unknown>
   28
   29 vmfeq.vf v8, v4, fa0
   30 # CHECK-INST: vmfeq.vf v8, v4, fa0
   31 # CHECK-ENCODING: [0x57,0x54,0x45,0x62]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 54 45 62 <unknown>
   34
   35 vmfne.vv v8, v4, v20, v0.t
   36 # CHECK-INST: vmfne.vv v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x14,0x4a,0x70]
                                     ires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                     nknown>
reconcile.
```

vmfne.vv v8, v4, v20

```
42 # CHECK-INST: vmfne.vv v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x14,0x4a,0x72]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 4a 72 <unknown>
   45
   46
   47 vmfne.vf v8, v4, fa0, v0.t
   48 # CHECK-INST: vmfne.vf v8, v4, fa0, v0.t
   49 # CHECK-ENCODING: [0x57,0x54,0x45,0x70]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 54 45 70 <unknown>
   52
   53 vmfne.vf v8, v4, fa0
   54 # CHECK-INST: vmfne.vf v8, v4, fa0
   55 # CHECK-ENCODING: [0x57,0x54,0x45,0x72]
   56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 54 45 72 <unknown>
   59 vmflt.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vmflt.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x14,0x4a,0x6c]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 14 4a 6c <unknown>
   64
   65 vmflt.vv v8, v4, v20
   66 # CHECK-INST: vmflt.vv v8, v4, v20
       # CHECK-ENCODING: [0x57,0x14,0x4a,0x6e]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 14 4a 6e <unknown>
   70
   71 vmflt.vf v8, v4, fa0, v0.t
   72 | # CHECK-INST: vmflt.vf v8, v4, fa0, v0.t
   73 # CHECK-ENCODING: [0x57,0x54,0x45,0x6c]
   74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 54 45 6c <unknown>
   76
   77 vmflt.vf v8, v4, fa0
   78 # CHECK-INST: vmflt.vf v8, v4, fa0
   79 # CHECK-ENCODING: [0x57,0x54,0x45,0x6e]
   80 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 54 45 6e <unknown>
   82
   83 vmfle.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vmfle.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x14,0x4a,0x64]
   86 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 14 4a 64 <unknown>
   88
   89
       vmfle.vv v8, v4, v20
   90 # CHECK-INST: vmfle.vv v8, v4, v20
                                      4a,0x661
Your browser timezone setting differs from
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
the timezone setting in your profile, click to
reconcile.
                                      nknown>
   94
```

```
95 vmfle.vf v8, v4, fa0, v0.t
 96 # CHECK-INST: vmfle.vf v8, v4, fa0, v0.t
97 # CHECK-ENCODING: [0x57,0x54,0x45,0x64]
 98 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
    # CHECK-UNKNOWN: 57 54 45 64 <unknown>
99
100
101 vmfle.vf v8, v4, fa0
102 # CHECK-INST: vmfle.vf v8, v4, fa0
103 # CHECK-ENCODING: [0x57,0x54,0x45,0x66]
104 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
105
    # CHECK-UNKNOWN: 57 54 45 66 <unknown>
106
107 vmfgt.vf v8, v4, fa0, v0.t
108 # CHECK-INST: vmfgt.vf v8, v4, fa0, v0.t
109 # CHECK-ENCODING: [0x57,0x54,0x45,0x74]
110 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
111 # CHECK-UNKNOWN: 57 54 45 74 <unknown>
112
113 vmfgt.vf v8, v4, fa0
114 # CHECK-INST: vmfgt.vf v8, v4, fa0
115 # CHECK-ENCODING: [0x57,0x54,0x45,0x76]
116 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
    # CHECK-UNKNOWN: 57 54 45 76 <unknown>
117
118
119 vmfge.vf v8, v4, fa0, v0.t
    # CHECK-INST: vmfge.vf v8, v4, fa0, v0.t
120
121 # CHECK-ENCODING: [0x57,0x54,0x45,0x7c]
122 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
123 # CHECK-UNKNOWN: 57 54 45 7c <unknown>
124
125 vmfge.vf v8, v4, fa0
126 # CHECK-INST: vmfge.vf v8, v4, fa0
127 # CHECK-ENCODING: [0x57,0x54,0x45,0x7e]
128 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
129 # CHECK-UNKNOWN: 57 54 45 7e <unknown>
```

## Ilvm/test/MC/RISCV/rvv/fdiv.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
    2 # RUN:
                    | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
       # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
       # RUN:
                    10
Your browser timezone setting differs from
                                     v20, v0.t
the timezone setting in your profile, click to
                                     4a,0x80]
reconcile.
                                     ires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
```

```
15 # CHECK-UNKNOWN: 57 14 4a 80 <unknown>
16
17 vfdiv.vv v8, v4, v20
18 # CHECK-INST: vfdiv.vv v8, v4, v20
19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x82]
20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
21 # CHECK-UNKNOWN: 57 14 4a 82 <unknown>
22
23 vfdiv.vf v8, v4, fa0, v0.t
24 # CHECK-INST: vfdiv.vf v8, v4, fa0, v0.t
25 # CHECK-ENCODING: [0x57,0x54,0x45,0x80]
26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
27 # CHECK-UNKNOWN: 57 54 45 80 <unknown>
28
29 vfdiv.vf v8, v4, fa0
30 # CHECK-INST: vfdiv.vf v8, v4, fa0
31 # CHECK-ENCODING: [0x57,0x54,0x45,0x82]
32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
33 # CHECK-UNKNOWN: 57 54 45 82 <unknown>
34
35 vfrdiv.vf v8, v4, fa0, v0.t
36 # CHECK-INST: vfrdiv.vf v8, v4, fa0, v0.t
37 # CHECK-ENCODING: [0x57,0x54,0x45,0x84]
38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
   (Vector Instructions)
39 # CHECK-UNKNOWN: 57 54 45 84 <unknown>
41 vfrdiv.vf v8, v4, fa0
42 # CHECK-INST: vfrdiv.vf v8, v4, fa0
43 # CHECK-ENCODING: [0x57,0x54,0x45,0x86]
44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
45 # CHECK-UNKNOWN: 57 54 45 86 <unknown>
```

## **■ IIvm/test/MC/RISCV/rvv/fmacc.s**

19 # CHECK-ENCODING: [0x57,0x14,0x4a,0xb2]

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    2 # RUN:
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    7
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    9 # RUN:
                    10
   11 vfmacc.vv v8, v20, v4, v0.t
   12 # CHECK-INST: vfmacc.vv v8, v20, v4, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0xb0]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
                                    nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
```

```
20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a b2 <unknown>
   22
   23 vfmacc.vf v8, fa0, v4, v0.t
   24 # CHECK-INST: vfmacc.vf v8, fa0, v4, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0xb0]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 54 45 b0 <unknown>
   29 vfmacc.vf v8, fa0, v4
   30 # CHECK-INST: vfmacc.vf v8, fa0, v4
   31 | # CHECK-ENCODING: [0x57,0x54,0x45,0xb2]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 54 45 b2 <unknown>
   34
   35 vfnmacc.vv v8, v20, v4, v0.t
   36 # CHECK-INST: vfnmacc.vv v8, v20, v4, v0.t
   37 # CHECK-ENCODING: [0x57,0x14,0x4a,0xb4]
   38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 14 4a b4 <unknown>
   40
   41 vfnmacc.vv v8, v20, v4
   42 # CHECK-INST: vfnmacc.vv v8, v20, v4
   43 # CHECK-ENCODING: [0x57,0x14,0x4a,0xb6]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   45
       # CHECK-UNKNOWN: 57 14 4a b6 <unknown>
   46
   47 vfnmacc.vf v8, fa0, v4, v0.t
   48 # CHECK-INST: vfnmacc.vf v8, fa0, v4, v0.t
   49 # CHECK-ENCODING: [0x57,0x54,0x45,0xb4]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 54 45 b4 <unknown>
   52
   53 vfnmacc.vf v8, fa0, v4
   54 # CHECK-INST: vfnmacc.vf v8, fa0, v4
   55 # CHECK-ENCODING: [0x57,0x54,0x45,0xb6]
   # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 54 45 b6 <unknown>
   58
   59 vfmsac.vv v8, v20, v4, v0.t
   60 # CHECK-INST: vfmsac.vv v8, v20, v4, v0.t
   61 # CHECK-ENCODING: [0x57,0x14,0x4a,0xb8]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 14 4a b8 <unknown>
   64
   65 vfmsac.vv v8, v20, v4
   66 # CHECK-INST: vfmsac.vv v8, v20, v4
   67 # CHECK-ENCODING: [0x57,0x14,0x4a,0xba]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
```

72 # CHECK-INST: vfmsac.vf v8, fa0, v4, v0.t

```
73 # CHECK-ENCODING: [0x57,0x54,0x45,0xb8]
   74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 54 45 b8 <unknown>
   76
   77 vfmsac.vf v8, fa0, v4
   78 # CHECK-INST: vfmsac.vf v8, fa0, v4
   79 # CHECK-ENCODING: [0x57,0x54,0x45,0xba]
   80 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 54 45 ba <unknown>
   82
   83 vfnmsac.vv v8, v20, v4, v0.t
   84 # CHECK-INST: vfnmsac.vv v8, v20, v4, v0.t
   85 # CHECK-ENCODING: [0x57,0x14,0x4a,0xbc]
   86 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   87
       # CHECK-UNKNOWN: 57 14 4a bc <unknown>
   88
   89 vfnmsac.vv v8, v20, v4
   90 # CHECK-INST: vfnmsac.vv v8, v20, v4
   91 # CHECK-ENCODING: [0x57,0x14,0x4a,0xbe]
   92 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 14 4a be <unknown>
   94
   95 vfnmsac.vf v8, fa0, v4, v0.t
   96 # CHECK-INST: vfnmsac.vf v8, fa0, v4, v0.t
   97 # CHECK-ENCODING: [0x57,0x54,0x45,0xbc]
   98 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   99
       # CHECK-UNKNOWN: 57 54 45 bc <unknown>
  100
  101 vfnmsac.vf v8, fa0, v4
  102 # CHECK-INST: vfnmsac.vf v8, fa0, v4
  103 # CHECK-ENCODING: [0x57,0x54,0x45,0xbe]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
  104
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 54 45 be <unknown>
  105
  106
  107 vfmadd.vv v8, v20, v4, v0.t
  108 # CHECK-INST: vfmadd.vv v8, v20, v4, v0.t
  109 # CHECK-ENCODING: [0x57,0x14,0x4a,0xa0]
  110 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 14 4a a0 <unknown>
  112
  113 vfmadd.vv v8, v20, v4
  114 # CHECK-INST: vfmadd.vv v8, v20, v4
  115 # CHECK-ENCODING: [0x57,0x14,0x4a,0xa2]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
  116
       (Vector Instructions)
  117
       # CHECK-UNKNOWN: 57 14 4a a2 <unknown>
  118
  119
       vfmadd.vf v8, fa0, v4, v0.t
       # CHECK-INST: vfmadd.vf v8, fa0, v4, v0.t
  120
  121 # CHECK-ENCODING: [0x57,0x54,0x45,0xa0]
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      nknown>
reconcile.
  125 vfmadd.vf v8, fa0, v4
```

```
126 # CHECK-INST: vfmadd.vf v8, fa0, v4
  127
       # CHECK-ENCODING: [0x57,0x54,0x45,0xa2]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
  128
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 54 45 a2 <unknown>
  129
  130
  131 vfnmadd.vv v8, v20, v4, v0.t
       # CHECK-INST: vfnmadd.vv v8, v20, v4, v0.t
  132
  133 # CHECK-ENCODING: [0x57,0x14,0x4a,0xa4]
  134 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 4a a4 <unknown>
  135
  136
  137 vfnmadd.vv v8, v20, v4
  138 # CHECK-INST: vfnmadd.vv v8, v20, v4
  139 # CHECK-ENCODING: [0x57,0x14,0x4a,0xa6]
  140 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 14 4a a6 <unknown>
  142
       vfnmadd.vf v8, fa0, v4, v0.t
  143
  144 # CHECK-INST: vfnmadd.vf v8, fa0, v4, v0.t
  145 # CHECK-ENCODING: [0x57,0x54,0x45,0xa4]
  # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  147
       # CHECK-UNKNOWN: 57 54 45 a4 <unknown>
  148
  149 vfnmadd.vf v8, fa0, v4
  150 # CHECK-INST: vfnmadd.vf v8, fa0, v4
  151 # CHECK-ENCODING: [0x57,0x54,0x45,0xa6]
  152 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  153 # CHECK-UNKNOWN: 57 54 45 a6 <unknown>
  154
  155 vfmsub.vv v8, v20, v4, v0.t
  156 # CHECK-INST: vfmsub.vv v8, v20, v4, v0.t
  157 # CHECK-ENCODING: [0x57,0x14,0x4a,0xa8]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 14 4a a8 <unknown>
  160
  161
      vfmsub.vv v8, v20, v4
  162 # CHECK-INST: vfmsub.vv v8, v20, v4
  163 # CHECK-ENCODING: [0x57,0x14,0x4a,0xaa]
  164 | # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 4a aa <unknown>
  165
  166
  167 vfmsub.vf v8, fa0, v4, v0.t
  168 # CHECK-INST: vfmsub.vf v8, fa0, v4, v0.t
  169
       # CHECK-ENCODING: [0x57,0x54,0x45,0xa8]
  170 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  171 # CHECK-UNKNOWN: 57 54 45 a8 <unknown>
  172
  173 vfmsub.vf v8, fa0, v4
  174 # CHECK-INST: vfmsub.vf v8, fa0, v4
                                      45,0xaa]
Your browser timezone setting differs from
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
the timezone setting in your profile, click to
reconcile
                                      nknown>
  178
```

```
179 vfnmsub.vv v8, v20, v4, v0.t
  180 # CHECK-INST: vfnmsub.vv v8, v20, v4, v0.t
       # CHECK-ENCODING: [0x57,0x14,0x4a,0xac]
  181
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  183 # CHECK-UNKNOWN: 57 14 4a ac <unknown>
  184
  185
       vfnmsub.vv v8, v20, v4
  186 # CHECK-INST: vfnmsub.vv v8, v20, v4
  187 # CHECK-ENCODING: [0x57,0x14,0x4a,0xae]
  188 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  189
       # CHECK-UNKNOWN: 57 14 4a ae <unknown>
  190
  191 vfnmsub.vf v8, fa0, v4, v0.t
  192 # CHECK-INST: vfnmsub.vf v8, fa0, v4, v0.t
  193 # CHECK-ENCODING: [0x57,0x54,0x45,0xac]
  194 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  195 # CHECK-UNKNOWN: 57 54 45 ac <unknown>
  196
  197 vfnmsub.vf v8, fa0, v4
  198 # CHECK-INST: vfnmsub.vf v8, fa0, v4
  199 # CHECK-ENCODING: [0x57,0x54,0x45,0xae]
  200
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  201 # CHECK-UNKNOWN: 57 54 45 ae <unknown>
  202
  203 vfwmacc.vv v8, v20, v4, v0.t
       # CHECK-INST: vfwmacc.vv v8, v20, v4, v0.t
  204
  205 # CHECK-ENCODING: [0x57,0x14,0x4a,0xf0]
  206 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  207
       # CHECK-UNKNOWN: 57 14 4a f0 <unknown>
  208
  209 vfwmacc.vv v8, v20, v4
  210 # CHECK-INST: vfwmacc.vv v8, v20, v4
  211
       # CHECK-ENCODING: [0x57,0x14,0x4a,0xf2]
  212 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  213 # CHECK-UNKNOWN: 57 14 4a f2 <unknown>
  214
  215 vfwmacc.vf v8, fa0, v4, v0.t
  216 # CHECK-INST: vfwmacc.vf v8, fa0, v4, v0.t
  217 # CHECK-ENCODING: [0x57,0x54,0x45,0xf0]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  219
       # CHECK-UNKNOWN: 57 54 45 f0 <unknown>
  220
  221 vfwmacc.vf v8, fa0, v4
  222 # CHECK-INST: vfwmacc.vf v8, fa0, v4
  223 # CHECK-ENCODING: [0x57,0x54,0x45,0xf2]
  224 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  225
       # CHECK-UNKNOWN: 57 54 45 f2 <unknown>
  226
  227 vfwnmacc.vv v8, v20, v4, v0.t
                                      20, v4, v0.t
Your browser timezone setting differs from
                                       4a,0xf4]
the timezone setting in your profile, click to
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
reconcile.
  231 # CHECK-UNKNOWN: 57 14 4a f4 <unknown>
```

```
232
  233 vfwnmacc.vv v8, v20, v4
  234 # CHECK-INST: vfwnmacc.vv v8, v20, v4
  235 # CHECK-ENCODING: [0x57,0x14,0x4a,0xf6]
  236 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 14 4a f6 <unknown>
  237
  238
  239 vfwnmacc.vf v8, fa0, v4, v0.t
  240 # CHECK-INST: vfwnmacc.vf v8, fa0, v4, v0.t
       # CHECK-ENCODING: [0x57,0x54,0x45,0xf4]
  241
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 54 45 f4 <unknown>
  243
  244
  245
       vfwnmacc.vf v8, fa0, v4
  246 # CHECK-INST: vfwnmacc.vf v8, fa0, v4
  247 # CHECK-ENCODING: [0x57,0x54,0x45,0xf6]
  248 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
       # CHECK-UNKNOWN: 57 54 45 f6 <unknown>
  249
  250
  251 vfwmsac.vv v8, v20, v4, v0.t
  252 # CHECK-INST: vfwmsac.vv v8, v20, v4, v0.t
  253
      # CHECK-ENCODING: [0x57,0x14,0x4a,0xf8]
  254 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  255 # CHECK-UNKNOWN: 57 14 4a f8 <unknown>
  256
  257 vfwmsac.vv v8, v20, v4
  258 # CHECK-INST: vfwmsac.vv v8, v20, v4
  259 # CHECK-ENCODING: [0x57,0x14,0x4a,0xfa]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  261 # CHECK-UNKNOWN: 57 14 4a fa <unknown>
  262
  263 vfwmsac.vf v8, fa0, v4, v0.t
       # CHECK-INST: vfwmsac.vf v8, fa0, v4, v0.t
  264
  265 # CHECK-ENCODING: [0x57,0x54,0x45,0xf8]
  266 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  267
       # CHECK-UNKNOWN: 57 54 45 f8 <unknown>
  268
  269 vfwmsac.vf v8, fa0, v4
  270 # CHECK-INST: vfwmsac.vf v8, fa0, v4
       # CHECK-ENCODING: [0x57,0x54,0x45,0xfa]
  272 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
  273 # CHECK-UNKNOWN: 57 54 45 fa <unknown>
  274
  275 vfwnmsac.vv v8, v20, v4, v0.t
  276 # CHECK-INST: vfwnmsac.vv v8, v20, v4, v0.t
  277 # CHECK-ENCODING: [0x57,0x14,0x4a,0xfc]
       # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
  278
       (Vector Instructions)
  279
       # CHECK-UNKNOWN: 57 14 4a fc <unknown>
  280
Your browser timezone setting differs from
                                       20, v4
the timezone setting in your profile, click to
                                       4a,0xfe]
reconcile.
                                       ires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
```

```
285 # CHECK-UNKNOWN: 57 14 4a fe <unknown>
286
    vfwnmsac.vf v8, fa0, v4, v0.t
287
288
    # CHECK-INST: vfwnmsac.vf v8, fa0, v4, v0.t
289 # CHECK-ENCODING: [0x57,0x54,0x45,0xfc]
290 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
291
    # CHECK-UNKNOWN: 57 54 45 fc <unknown>
292
293 vfwnmsac.vf v8, fa0, v4
294 # CHECK-INST: vfwnmsac.vf v8, fa0, v4
295 # CHECK-ENCODING: [0x57,0x54,0x45,0xfe]
296 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
     (Vector Instructions)
297 # CHECK-UNKNOWN: 57 54 45 fe <unknown>
```

## Ilvm/test/MC/RISCV/rvv/fminmax.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                     | FileCheck %s --check-prefix=CHECK-ERROR
    4 # RUN:
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                     | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    6 # RUN:
    7
       # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    9 # RUN:
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vfmin.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vfmin.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x10]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 14 4a 10 <unknown>
   16
   17 vfmin.vv v8, v4, v20
   18 # CHECK-INST: vfmin.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x12]
   20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a 12 <unknown>
   22
   23 vfmin.vf v8, v4, fa0, v0.t
   24 # CHECK-INST: vfmin.vf v8, v4, fa0, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0x10]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 54 45 10 <unknown>
   28
   29 vfmin.vf v8, v4, fa0
   30 # CHECK-INST: vfmin.vf v8, v4, fa0
   31 # CHECK-ENCODING: [0x57,0x54,0x45,0x12]
      # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
```

the timezone setting in your profile, click to reconcile.

v20, v0.t

37 # CHECK-ENCODING: [0x57,0x14,0x4a,0x18]

```
38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
39
   # CHECK-UNKNOWN: 57 14 4a 18 <unknown>
40
41 vfmax.vv v8, v4, v20
42 # CHECK-INST: vfmax.vv v8, v4, v20
43 # CHECK-ENCODING: [0x57,0x14,0x4a,0x1a]
44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
45 # CHECK-UNKNOWN: 57 14 4a 1a <unknown>
46
47 vfmax.vf v8, v4, fa0, v0.t
48 # CHECK-INST: vfmax.vf v8, v4, fa0, v0.t
49 # CHECK-ENCODING: [0x57,0x54,0x45,0x18]
50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
51 # CHECK-UNKNOWN: 57 54 45 18 <unknown>
52
53 vfmax.vf v8, v4, fa0
54 # CHECK-INST: vfmax.vf v8, v4, fa0
55 # CHECK-ENCODING: [0x57,0x54,0x45,0x1a]
56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
57 # CHECK-UNKNOWN: 57 54 45 1a <unknown>
```

# **Ilvm/test/MC/RISCV/rvv/fmul.s**

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    7
                    | FileCheck %s --check-prefix=CHECK-INST
      # RUN:
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    9 # RUN:
                    10
   11 vfmul.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vfmul.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x90]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 14 4a 90 <unknown>
   16
   17 vfmul.vv v8, v4, v20
   18 # CHECK-INST: vfmul.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x92]
   20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a 92 <unknown>
   23 vfmul.vf v8, v4, fa0, v0.t
   24 # CHECK-INST: vfmul.vf v8, v4, fa0, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0x90]
                                     ires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                     nknown>
reconcile.
```

vfmul.vf v8, v4, fa0

```
30 # CHECK-INST: vfmul.vf v8, v4, fa0
31 # CHECK-ENCODING: [0x57,0x54,0x45,0x92]
32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
33 # CHECK-UNKNOWN: 57 54 45 92 <unknown>
34
35 vfwmul.vv v8, v4, v20, v0.t
36 # CHECK-INST: vfwmul.vv v8, v4, v20, v0.t
37 # CHECK-ENCODING: [0x57,0x14,0x4a,0xe0]
38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
39 # CHECK-UNKNOWN: 57 14 4a e0 <unknown>
40
41 vfwmul.vv v8, v4, v20
42 # CHECK-INST: vfwmul.vv v8, v4, v20
43 # CHECK-ENCODING: [0x57,0x14,0x4a,0xe2]
44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
45 # CHECK-UNKNOWN: 57 14 4a e2 <unknown>
47 vfwmul.vf v8, v4, fa0, v0.t
48 # CHECK-INST: vfwmul.vf v8, v4, fa0, v0.t
49 # CHECK-ENCODING: [0x57,0x54,0x45,0xe0]
50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
51 # CHECK-UNKNOWN: 57 54 45 e0 <unknown>
52
53 vfwmul.vf v8, v4, fa0
54 # CHECK-INST: vfwmul.vf v8, v4, fa0
55 # CHECK-ENCODING: [0x57,0x54,0x45,0xe2]
56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
57 # CHECK-UNKNOWN: 57 54 45 e2 <unknown>
```

## **■ Ilvm/test/MC/RISCV/rvv/fmv.s**

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    2 # RUN:
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                    | FileCheck %s --check-prefix=CHECK-ERROR
    4 # RUN:
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                    | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    6 # RUN:
    7
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
   8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
   9 # RUN:
                    10
   11 vfmv.v.f v8, fa0
   12 # CHECK-INST: vfmv.v.f v8, fa0
   13 # CHECK-ENCODING: [0x57,0x54,0x05,0x5e]
   14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 54 05 5e <unknown>
   16
   17 vfmv.f.s fa0, v4
Your browser timezone setting differs from
                                    40,0x42]
the timezone setting in your profile, click to
                                    ires the following: 'F' (Single-Precision Floating-Point), 'V'
reconcile.
```

21 # CHECK-UNKNOWN: 57 15 40 42 <unknown>

```
22
23  vfmv.s.f v8, fa0
24  # CHECK-INST: vfmv.s.f v8, fa0
25  # CHECK-ENCODING: [0x57,0x54,0x05,0x42]
26  # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V' (Vector Instructions)
27  # CHECK-UNKNOWN: 57 54 05 42 <unknown>
```

## ■ Ilvm/test/MC/RISCV/rvv/fothers.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                 | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
 3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
 4 # RUN:
                 | FileCheck %s --check-prefix=CHECK-ERROR
 5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
 6 # RUN:
                  | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
 7
   # RUN:
                  | FileCheck %s --check-prefix=CHECK-INST
8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
9 # RUN:
                 | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
10
11 | vfsqrt.v v8, v4, v0.t
12 # CHECK-INST: vfsqrt.v v8, v4, v0.t
13 # CHECK-ENCODING: [0x57,0x14,0x40,0x8c]
14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
15 # CHECK-UNKNOWN: 57 14 40 8c <unknown>
16
17 vfsqrt.v v8, v4
18 # CHECK-INST: vfsqrt.v v8, v4
19 # CHECK-ENCODING: [0x57,0x14,0x40,0x8e]
20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
21 # CHECK-UNKNOWN: 57 14 40 8e <unknown>
22
23 vfclass.v v8, v4, v0.t
24 # CHECK-INST: vfclass.v v8, v4, v0.t
25 # CHECK-ENCODING: [0x57,0x14,0x48,0x8c]
26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
27 # CHECK-UNKNOWN: 57 14 48 8c <unknown>
28
29 vfclass.v v8, v4
30 # CHECK-INST: vfclass.v v8, v4
31 # CHECK-ENCODING: [0x57,0x14,0x48,0x8e]
32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
33 # CHECK-UNKNOWN: 57 14 48 8e <unknown>
34
35 vfmerge.vfm v8, v4, fa0, v0
36 # CHECK-INST: vfmerge.vfm v8, v4, fa0, v0
37 # CHECK-ENCODING: [0x57,0x54,0x45,0x5c]
38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
39 # CHECK-UNKNOWN: 57 54 45 5c <unknown>
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

า.ร

**■ View Options** 

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    2 # RUN:
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                     | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
    6 # RUN:
                     | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
    7 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
    9 # RUN:
   10
   11 vfredosum.vs v8, v4, v20, v0.t
   12 # CHECK-INST: vfredosum.vs v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x0c]
   14 | # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 14 4a 0c <unknown>
   16
   17 vfredosum.vs v8, v4, v20
   18 # CHECK-INST: vfredosum.vs v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x0e]
   20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 14 4a 0e <unknown>
   22
   23 vfredsum.vs v8, v4, v20, v0.t
   24 # CHECK-INST: vfredsum.vs v8, v4, v20, v0.t
   25 # CHECK-ENCODING: [0x57,0x14,0x4a,0x04]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27
       # CHECK-UNKNOWN: 57 14 4a 04 <unknown>
   28
   29 vfredsum.vs v8, v4, v20
   30 # CHECK-INST: vfredsum.vs v8, v4, v20
   31 # CHECK-ENCODING: [0x57,0x14,0x4a,0x06]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 14 4a 06 <unknown>
   34
   35 vfredmax.vs v8, v4, v20, v0.t
   36 # CHECK-INST: vfredmax.vs v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x14,0x4a,0x1c]
   38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 14 4a 1c <unknown>
   40
   41 vfredmax.vs v8, v4, v20
   42 # CHECK-INST: vfredmax.vs v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x14,0x4a,0x1e]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 14 4a 1e <unknown>
   46
   47 vfredmin.vs v8, v4, v20, v0.t
   48 # CHECK-INST: vfredmin.vs v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x14,0x4a,0x14]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
   54 # CHECK-INST: vfredmin.vs v8, v4, v20
```

```
55 # CHECK-ENCODING: [0x57,0x14,0x4a,0x16]
56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
57 # CHECK-UNKNOWN: 57 14 4a 16 <unknown>
58
59 vfwredosum.vs v8, v4, v20, v0.t
60 # CHECK-INST: vfwredosum.vs v8, v4, v20, v0.t
61 # CHECK-ENCODING: [0x57,0x14,0x4a,0xcc]
62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
63 # CHECK-UNKNOWN: 57 14 4a cc <unknown>
64
65 vfwredosum.vs v8, v4, v20
66 # CHECK-INST: vfwredosum.vs v8, v4, v20
67 # CHECK-ENCODING: [0x57,0x14,0x4a,0xce]
68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
69
   # CHECK-UNKNOWN: 57 14 4a ce <unknown>
70
71 vfwredsum.vs v8, v4, v20, v0.t
72 # CHECK-INST: vfwredsum.vs v8, v4, v20, v0.t
73 # CHECK-ENCODING: [0x57,0x14,0x4a,0xc4]
74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
75 # CHECK-UNKNOWN: 57 14 4a c4 <unknown>
76
77 vfwredsum.vs v8, v4, v20
78 # CHECK-INST: vfwredsum.vs v8, v4, v20
79 # CHECK-ENCODING: [0x57,0x14,0x4a,0xc6]
   # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
    (Vector Instructions)
81 # CHECK-UNKNOWN: 57 14 4a c6 <unknown>
```

#### Ilvm/test/MC/RISCV/rvv/fsub.s

**≡** View Options

This file was added.

```
| FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
   3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
      # RUN:
                  | FileCheck %s --check-prefix=CHECK-ERROR
   5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
   6 # RUN:
                  | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
   7 # RUN:
                  | FileCheck %s --check-prefix=CHECK-INST
   8
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
   9 # RUN:
                  10
  11 vfsub.vv v8, v4, v20, v0.t
  12 # CHECK-INST: vfsub.vv v8, v4, v20, v0.t
  13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x08]
  14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
      (Vector Instructions)
  15
      # CHECK-UNKNOWN: 57 14 4a 08 <unknown>
  16
  17 vfsub.vv v8, v4, v20
  18 # CHECK-INST: vfsub.vv v8, v4, v20
                                  4a.0x0al
Your browser timezone setting differs from
                                  ires the following: 'F' (Single-Precision Floating-Point), 'V'
the timezone setting in your profile, click to
reconcile.
                                  nknown>
```

22

```
23 vfsub.vf v8, v4, fa0, v0.t
   24 # CHECK-INST: vfsub.vf v8, v4, fa0, v0.t
   25 # CHECK-ENCODING: [0x57,0x54,0x45,0x08]
   26 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 54 45 08 <unknown>
   28
   29 vfsub.vf v8, v4, fa0
   30 # CHECK-INST: vfsub.vf v8, v4, fa0
   31 # CHECK-ENCODING: [0x57,0x54,0x45,0x0a]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 54 45 0a <unknown>
   34
   35 vfrsub.vf v8, v4, fa0, v0.t
   36 # CHECK-INST: vfrsub.vf v8, v4, fa0, v0.t
   37 # CHECK-ENCODING: [0x57,0x54,0x45,0x9c]
   38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 54 45 9c <unknown>
   40
   41 vfrsub.vf v8, v4, fa0
   42 # CHECK-INST: vfrsub.vf v8, v4, fa0
   43 # CHECK-ENCODING: [0x57,0x54,0x45,0x9e]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 54 45 9e <unknown>
   46
   47 vfwsub.vv v8, v4, v20, v0.t
       # CHECK-INST: vfwsub.vv v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x14,0x4a,0xc8]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 14 4a c8 <unknown>
   52
   53 vfwsub.vv v8, v4, v20
   54 # CHECK-INST: vfwsub.vv v8, v4, v20
   55 # CHECK-ENCODING: [0x57,0x14,0x4a,0xca]
   56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 14 4a ca <unknown>
   58
   59 vfwsub.vf v8, v4, fa0, v0.t
   60 # CHECK-INST: vfwsub.vf v8, v4, fa0, v0.t
   61 # CHECK-ENCODING: [0x57,0x54,0x45,0xc8]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 54 45 c8 <unknown>
   64
   65 vfwsub.vf v8, v4, fa0
   66 # CHECK-INST: vfwsub.vf v8, v4, fa0
   67 # CHECK-ENCODING: [0x57,0x54,0x45,0xca]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 54 45 ca <unknown>
   71 vfwsub.wv v8, v4, v20, v0.t
                                       v20, v0.t
Your browser timezone setting differs from
                                      4a,0xd8]
the timezone setting in your profile, click to
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
reconcile.
   75 # CHECK-UNKNOWN: 57 14 4a d8 <unknown>
```

```
76
     77 vfwsub.wv v8, v4, v20
     78 # CHECK-INST: vfwsub.wv v8, v4, v20
     79 # CHECK-ENCODING: [0x57,0x14,0x4a,0xda]
     80 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
     81 # CHECK-UNKNOWN: 57 14 4a da <unknown>
     82
     83 vfwsub.wf v8, v4, fa0, v0.t
     84 # CHECK-INST: vfwsub.wf v8, v4, fa0, v0.t
     85 # CHECK-ENCODING: [0x57,0x54,0x45,0xd8]
     86 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
     87 # CHECK-UNKNOWN: 57 54 45 d8 <unknown>
     88
     89 vfwsub.wf v8, v4, fa0
     90 # CHECK-INST: vfwsub.wf v8, v4, fa0
     91 # CHECK-ENCODING: [0x57,0x54,0x45,0xda]
     92 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
     93 # CHECK-UNKNOWN: 57 54 45 da <unknown>
Ilvm/test/MC/RISCV/rvv/invalid.s
                                                                                       ■ View Options
This file was added.
         # RUN: not llvm-mc -triple=riscv64 --mattr=+experimental-v --mattr=+f < %s 2>&1 \
                        | FileCheck %s --check-prefix=CHECK-ERROR
      3
      4 vsetvli a2, a0, e31
         # CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024], m[1|2|4|8]
                                                                                   Not Done
          K
                fpallares
           Suggestion: If you use CHECK-LABEL between the regular CHECK you can avoid these directives to
           succeed by matching lines corresponding to a later instruction. Like this:
             vsetvli a2, a0, e31
             // CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024], m[1|2|4|8]
             // CHECK-ERROR-LABEL: vsetvli a2, a0, e31
           (Note the CHECK-LABEL is placed after the CHECK since it appears in this order in the output)
           Without the CHECK-LABELS the test will still fail when something is wrong, but with them FileCheck
           will be able to point exactly where the problem occurred.
           More info on this in the corresponding section of the FileCheck manual.
                HsiangKai Author
                                                                                     ✓ Done
           Got it. Thanks.
  Your browser timezone setting differs from
                                          e[8|16|32|64|128|256|512|1024],m[1|2|4|8]
  the timezone setting in your profile, click to
  reconcile.
          עשרוו למי לאר אראבא
```

```
11 # CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024],m[1|2|4|8]
12
13 vsetvli a2, a0, e32,m16
14 | # CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024],m[1|2|4|8]
15
16 vsetvli a2, a0, e2048,m8
17 | # CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024], m[1|2|4|8]
18
19 vsetvli a2, a0, e1,m8
20 # CHECK-ERROR: operand must be e[8|16|32|64|128|256|512|1024],m[1|2|4|8]
21
22 vadd.vv v1, v3, v2, v4.t
23 # CHECK-ERROR: operand must be v0.t
24
25 vadd.vv v1, v3, v2, v0
26 # CHECK-ERROR: expected '.t' suffix
27
28 viota.m v0, v2, v0.t
29
   # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
30 # CHECK-ERROR-LABEL: viota.m v0, v2, v0.t
31
32 | viota.m v2, v2
33 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
34 # CHECK-ERROR-LABEL: viota.m v2, v2
35
36 vfwcvt.xu.f.v v0, v2, v0.t
37 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
38 # CHECK-ERROR-LABEL: vfwcvt.xu.f.v v0, v2, v0.t
39
40 vfwcvt.xu.f.v v2, v2
41 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
42 # CHECK-ERROR-LABEL: vfwcvt.xu.f.v v2, v2
43
44 vfwcvt.x.f.v v0, v2, v0.t
45 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
46 # CHECK-ERROR-LABEL: vfwcvt.x.f.v v0, v2, v0.t
47
48 vfwcvt.x.f.v v2, v2
49 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
50 # CHECK-ERROR-LABEL: vfwcvt.x.f.v v2, v2
51
52 vfwcvt.f.xu.v v0, v2, v0.t
# CHECK-ERROR: The destination vector register group cannot overlap the mask register.
54 # CHECK-ERROR-LABEL: vfwcvt.f.xu.v v0, v2, v0.t
55
56 vfwcvt.f.xu.v v2, v2
57 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
58 # CHECK-ERROR-LABEL: vfwcvt.f.xu.v v2, v2
59
60 vfwcvt.f.x.v v0, v2, v0.t
61 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
62
   # CHECK-ERROR-LABEL: vfwcvt.f.x.v v0, v2, v0.t
63
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

vector register group cannot overlap the source vector registe

.v v2, v2

```
68 vfwcvt.f.f.v v0, v2, v0.t
   69 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
   70 # CHECK-ERROR-LABEL: vfwcvt.f.f.v v0, v2, v0.t
   71
   72 vfwcvt.f.f.v v2, v2
   73 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
   74 # CHECK-ERROR-LABEL: vfwcvt.f.f.v v2, v2
   75
   76 vslideup.vx v0, v2, a0, v0.t
   77 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
   78 # CHECK-ERROR-LABEL: vslideup.vx v0, v2, a0, v0.t
   79
   80 vslideup.vx v2, v2, a0
   81 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
   82 # CHECK-ERROR-LABEL: vslideup.vx v2, v2, a0
   83
   84 vslideup.vi v0, v2, 31, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
   86
      # CHECK-ERROR-LABEL: vslideup.vi v0, v2, 31, v0.t
   87
   88 vslideup.vi v2, v2, 31
   89 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
   90 # CHECK-ERROR-LABEL: vslideup.vi v2, v2, 31
   91
   92 vslide1up.vx v0, v2, a0, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
   94 # CHECK-ERROR-LABEL: vslide1up.vx v0, v2, a0, v0.t
   95
   96 vslide1up.vx v2, v2, a0
   97 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
   98 # CHECK-ERROR-LABEL: vslide1up.vx v2, v2, a0
   99
  100 vnsrl.wv v2, v2, v4
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  101
       r group.
  102 # CHECK-ERROR-LABEL: vnsrl.wv v2, v2, v4
  103
  104 vnsrl.wx v2, v2, a0
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  105
  106 # CHECK-ERROR-LABEL: vnsrl.wx v2, v2, a0
  107
  108 vnsrl.wi v2, v2, 31
  109 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  110 # CHECK-ERROR-LABEL: vnsrl.wi v2, v2, 31
  111
  112 vnsra.wv v2, v2, v4
  113 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  114 # CHECK-ERROR-LABEL: vnsra.wv v2, v2, v4
  115
  116 vnsra.wx v2, v2, a0
                                      vector register group cannot overlap the source vector registe
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      2, v2, a0
reconcile.
```

120 vnsra.wi v2, v2, 31

```
121 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  122 # CHECK-ERROR-LABEL: vnsra.wi v2, v2, 31
  123
  124 vnclipu.wv v2, v2, v4
  125
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  126 # CHECK-ERROR-LABEL: vnclipu.wv v2, v2, v4
  127
  128 vnclipu.wx v2, v2, a0
  129
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  130 # CHECK-ERROR-LABEL: vnclipu.wx v2, v2, a0
  131
  132 vnclipu.wi v2, v2, 31
  133 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  134 # CHECK-ERROR-LABEL: vnclipu.wi v2, v2, 31
  135
  136 vnclip.wv v2, v2, v4
      # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  137
       r group.
       # CHECK-ERROR-LABEL: vnclip.wv v2, v2, v4
  138
  139
  140 vnclip.wx v2, v2, a0
  141 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  142 # CHECK-ERROR-LABEL: vnclip.wx v2, v2, a0
  143
  144 vnclip.wi v2, v2, 31
  145
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
       # CHECK-ERROR-LABEL: vnclip.wi v2, v2, 31
  146
  147
  148 vfncvt.xu.f.w v2, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  149
       r group.
  150
       # CHECK-ERROR-LABEL: vfncvt.xu.f.w v2, v2
  151
  152 vfncvt.x.f.w v2, v2
  153
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  154 # CHECK-ERROR-LABEL: vfncvt.x.f.w v2, v2
  155
  156 vfncvt.f.xu.w v2, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  157
       r group.
  158 # CHECK-ERROR-LABEL: vfncvt.f.xu.w v2, v2
  159
  160 vfncvt.f.x.w v2, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  161
       r group.
  162 # CHECK-ERROR-LABEL: vfncvt.f.x.w v2, v2
  163
       vfncvt.f.f.w v2, v2
  164
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  165
       r group.
  166 # CHECK-ERROR-LABEL: vfncvt.f.f.w v2, v2
Your browser timezone setting differs from
```

the timezone setting in your profile, click to reconcile.

vector register group cannot overlap the source vector registe

170 # CHECK-ERROR-LABEL: vfncvt.rod.f.f.w v2, v2

```
171
  172 vrgather.vv v0, v2, v4, v0.t
  173 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  174
       # CHECK-ERROR-LABEL: vrgather.vv v0, v2, v4, v0.t
  175
  176 vrgather.vv v2, v2, v4
  177
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  178
      # CHECK-ERROR-LABEL: vrgather.vv v2, v2, v4
  179
  180 | vrgather.vx v0, v2, a0, v0.t
  181
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  182 # CHECK-ERROR-LABEL: vrgather.vx v0, v2, a0, v0.t
  183
  184 vrgather.vx v2, v2, a0
  185
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  186 # CHECK-ERROR-LABEL: vrgather.vx v2, v2, a0
  187
  188 vrgather.vi v0, v2, 31, v0.t
  189
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  190 # CHECK-ERROR-LABEL: vrgather.vi v0, v2, 31, v0.t
  191
  192 vrgather.vi v2, v2, 31
  193
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  194 # CHECK-ERROR-LABEL: vrgather.vi v2, v2, 31
  195
  196 vwaddu.vv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  197
  198 # CHECK-ERROR-LABEL: vwaddu.vv v0, v2, v4, v0.t
  199
  200 vwaddu.vv v2, v2, v4
  201 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  202 # CHECK-ERROR-LABEL: vwaddu.vv v2, v2, v4
  203
  204 vwsubu.vv v0, v2, v4, v0.t
  205 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  206 # CHECK-ERROR-LABEL: vwsubu.vv v0, v2, v4, v0.t
  207
  208 vwsubu.vv v2, v2, v4
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  209
       r group.
  210 # CHECK-ERROR-LABEL: vwsubu.vv v2, v2, v4
  211
  212 vwadd.vv v0, v2, v4, v0.t
  213 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  214
      # CHECK-ERROR-LABEL: vwadd.vv v0, v2, v4, v0.t
  215
  216 vwadd.vv v2, v2, v4
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  217
       r group.
  218
       # CHECK-ERROR-LABEL: vwadd.vv v2, v2, v4
  219
  220 vwsub.vv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
                                      0, v2, v4, v0.t
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      vector register group cannot overlap the source vector registe
```

r group.

```
226 # CHECK-ERROR-LABEL: vwsub.vv v2, v2, v4
  227
  228 vwmul.vv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  229
  230 # CHECK-ERROR-LABEL: vwmul.vv v0, v2, v4, v0.t
  231
  232 vwmul.vv v2, v2, v4
  233
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  234 # CHECK-ERROR-LABEL: vwmul.vv v2, v2, v4
  235
  236 vwmulu.vv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  237
  238 # CHECK-ERROR-LABEL: vwmulu.vv v0, v2, v4, v0.t
  239
  240
       vwmulu.vv v2, v2, v4
  241 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  242 # CHECK-ERROR-LABEL: vwmulu.vv v2, v2, v4
  243
  244 vwmulsu.vv v0, v2, v4, v0.t
  245
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  246 # CHECK-ERROR-LABEL: vwmulsu.vv v0, v2, v4, v0.t
  247
  248 vwmulsu.vv v2, v2, v4
  249 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  250 # CHECK-ERROR-LABEL: vwmulsu.vv v2, v2, v4
  251
  252 vwmaccu.vv v0, v4, v2, v0.t
  253 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  254 # CHECK-ERROR-LABEL: vwmaccu.vv v0, v4, v2, v0.t
  255
  256 vwmaccu.vv v2, v4, v2
  257 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  258
       # CHECK-ERROR-LABEL: vwmaccu.vv v2, v4, v2
  259
  260 vwmacc.vv v0, v4, v2, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  261
  262
       # CHECK-ERROR-LABEL: vwmacc.vv v0, v4, v2, v0.t
  263
       vwmacc.vv v2, v4, v2
  264
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  265
       # CHECK-ERROR-LABEL: vwmacc.vv v2, v4, v2
  266
  267
  268
       vwmaccsu.vv v0, v4, v2, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  269
  270 # CHECK-ERROR-LABEL: vwmaccsu.vv v0, v4, v2, v0.t
  271
  272 vwmaccsu.vv v2, v4, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  273
       r group.
  274 # CHECK-ERROR-LABEL: vwmaccsu.vv v2, v4, v2
  275
  276 vfwadd.vv v0, v2, v4, v0.t
                                      vector register group cannot overlap the mask register.
Your browser timezone setting differs from
                                      v0, v2, v4, v0.t
the timezone setting in your profile, click to
```

the timezone setting in your profile, click to reconcile.

281 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe

```
r group.
282 # CHECK-ERROR-LABEL: vfwadd.vv v2, v2, v4
283
284 vfwsub.vv v0, v2, v4, v0.t
285 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
286 # CHECK-ERROR-LABEL: vfwsub.vv v0, v2, v4, v0.t
287
288 vfwsub.vv v2, v2, v4
289 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
290 # CHECK-ERROR-LABEL: vfwsub.vv v2, v2, v4
291
292 vfwmul.vv v0, v2, v4, v0.t
293 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
294 # CHECK-ERROR-LABEL: vfwmul.vv v0, v2, v4, v0.t
295
296 vfwmul.vv v2, v2, v4
297 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
298 # CHECK-ERROR-LABEL: vfwmul.vv v2, v2, v4
299
300 vfwmacc.vv v0, v4, v2, v0.t
301 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
302 # CHECK-ERROR-LABEL: vfwmacc.vv v0, v4, v2, v0.t
303
304 vfwmacc.vv v2, v4, v2
    # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
305
    r group.
    # CHECK-ERROR-LABEL: vfwmacc.vv v2, v4, v2
306
307
308 vfwnmacc.vv v0, v4, v2, v0.t
309 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
310 # CHECK-ERROR-LABEL: vfwnmacc.vv v0, v4, v2, v0.t
311
312 vfwnmacc.vv v2, v4, v2
    # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
313
314 # CHECK-ERROR-LABEL: vfwnmacc.vv v2, v4, v2
315
316 vfwmsac.vv v0, v4, v2, v0.t
317
    # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
318 # CHECK-ERROR-LABEL: vfwmsac.vv v0, v4, v2, v0.t
319
320 vfwmsac.vv v2, v4, v2
321 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
322 # CHECK-ERROR-LABEL: vfwmsac.vv v2, v4, v2
323
324 vfwnmsac.vv v0, v4, v2, v0.t
325 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
326 # CHECK-ERROR-LABEL: vfwnmsac.vv v0, v4, v2, v0.t
327
328 vfwnmsac.vv v2, v4, v2
329 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    r group.
330 # CHECK-ERROR-LABEL: vfwnmsac.vv v2, v4, v2
331
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

vector register group cannot overlap the mask register. v0, v2, a0, v0.t

336 vwaddu.vx v2, v2, a0

```
# CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  337
       r group.
  338 # CHECK-ERROR-LABEL: vwaddu.vx v2, v2, a0
  339
      vwsubu.vx v0, v2, a0, v0.t
  340
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  341
  342 # CHECK-ERROR-LABEL: vwsubu.vx v0, v2, a0, v0.t
  343
  344 vwsubu.vx v2, v2, a0
  345 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  346 # CHECK-ERROR-LABEL: vwsubu.vx v2, v2, a0
  347
  348 | vwadd.vx v0, v2, a0, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  350 # CHECK-ERROR-LABEL: vwadd.vx v0, v2, a0, v0.t
  351
  352 vwadd.vx v2, v2, a0
  353 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
       # CHECK-ERROR-LABEL: vwadd.vx v2, v2, a0
  354
  355
  356 vwsub.vx v0, v2, a0, v0.t
  357 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  358 # CHECK-ERROR-LABEL: vwsub.vx v0, v2, a0, v0.t
  359
  360 vwsub.vx v2, v2, a0
      # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  361
       r group.
       # CHECK-ERROR-LABEL: vwsub.vx v2, v2, a0
  362
  363
  364 vwmul.vx v0, v2, a0, v0.t
  365 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  366
       # CHECK-ERROR-LABEL: vwmul.vx v0, v2, a0, v0.t
  367
  368 vwmul.vx v2, v2, a0
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  369
  370 # CHECK-ERROR-LABEL: vwmul.vx v2, v2, a0
  371
  372 vwmulu.vx v0, v2, a0, v0.t
  373
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  374 # CHECK-ERROR-LABEL: vwmulu.vx v0, v2, a0, v0.t
  375
  376 vwmulu.vx v2, v2, a0
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  377
       r group.
  378 # CHECK-ERROR-LABEL: vwmulu.vx v2, v2, a0
  379
      vwmulsu.vx v0, v2, a0, v0.t
  380
  381 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  382 # CHECK-ERROR-LABEL: vwmulsu.vx v0, v2, a0, v0.t
  383
  384 vwmulsu.vx v2, v2, a0
  385 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  386 # CHECK-ERROR-LABEL: vwmulsu.vx v2, v2, a0
Your browser timezone setting differs from
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

vector register group cannot overlap the mask register. v0, a0, v2, v0.t

```
392 vwmaccu.vx v2, a0, v2
  393 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  394 # CHECK-ERROR-LABEL: vwmaccu.vx v2, a0, v2
  395
  396 vwmacc.vx v0, a0, v2, v0.t
  397 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  398 # CHECK-ERROR-LABEL: vwmacc.vx v0, a0, v2, v0.t
  399
  400 vwmacc.vx v2, a0, v2
  401
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  402
       # CHECK-ERROR-LABEL: vwmacc.vx v2, a0, v2
  403
  404 vwmaccsu.vx v0, a0, v2, v0.t
  405 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  406
       # CHECK-ERROR-LABEL: vwmaccsu.vx v0, a0, v2, v0.t
  407
  408 vwmaccsu.vx v2, a0, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  409
       r group.
  410 # CHECK-ERROR-LABEL: vwmaccsu.vx v2, a0, v2
  411
  412 vwmaccus.vx v0, a0, v2, v0.t
  413 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  414 # CHECK-ERROR-LABEL: vwmaccus.vx v0, a0, v2, v0.t
  415
  416 vwmaccus.vx v2, a0, v2
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  417
       r group.
  418 # CHECK-ERROR-LABEL: vwmaccus.vx v2, a0, v2
  419
  420 vfwadd.vf v0, v2, fa0, v0.t
  421 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  422 # CHECK-ERROR-LABEL: vfwadd.vf v0, v2, fa0, v0.t
  423
  424 vfwadd.vf v2, v2, fa0
  425 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  426 # CHECK-ERROR-LABEL: vfwadd.vf v2, v2, fa0
  427
  428 vfwsub.vf v0, v2, fa0, v0.t
  429 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  430 # CHECK-ERROR-LABEL: vfwsub.vf v0, v2, fa0, v0.t
  431
  432 vfwsub.vf v2, v2, fa0
  433 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  434 # CHECK-ERROR-LABEL: vfwsub.vf v2, v2, fa0
  435
  436 | vfwmul.vf v0, v2, fa0, v0.t
  437 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  438 # CHECK-ERROR-LABEL: vfwmul.vf v0, v2, fa0, v0.t
  439
  440 vfwmul.vf v2, v2, fa0
  441
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
                                      v2, v2, fa0
Your browser timezone setting differs from
```

the timezone setting in your profile, click to reconcile.

vector register group cannot overlap the mask register.

446 # CHECK-ERROR-LABEL: vfwmacc.vf v0, fa0, v2, v0.t

```
447
  448
       vfwmacc.vf v2, fa0, v2
  449
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
       # CHECK-ERROR-LABEL: vfwmacc.vf v2, fa0, v2
  450
  451
  452 vfwnmacc.vf v0, fa0, v2, v0.t
  453
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  454
       # CHECK-ERROR-LABEL: vfwnmacc.vf v0, fa0, v2, v0.t
  455
  456 vfwnmacc.vf v2, fa0, v2
  457
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  458
       # CHECK-ERROR-LABEL: vfwnmacc.vf v2, fa0, v2
  459
  460 | vfwmsac.vf v0, fa0, v2, v0.t
  461
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
       # CHECK-ERROR-LABEL: vfwmsac.vf v0, fa0, v2, v0.t
  462
  463
  464 vfwmsac.vf v2, fa0, v2
  465
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  466
       # CHECK-ERROR-LABEL: vfwmsac.vf v2, fa0, v2
  467
  468
       vfwnmsac.vf v0, fa0, v2, v0.t
  469
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  470
       # CHECK-ERROR-LABEL: vfwnmsac.vf v0, fa0, v2, v0.t
  471
       vfwnmsac.vf v2, fa0, v2
  472
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  473
       r group.
  474 # CHECK-ERROR-LABEL: vfwnmsac.vf v2, fa0, v2
  475
  476 vcompress.vm v2, v2, v4
  477 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
  478
       # CHECK-ERROR-LABEL: vcompress.vm v2, v2, v4
  479
  480
       vwaddu.wv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  481
       # CHECK-ERROR-LABEL: vwaddu.wv v0, v2, v4, v0.t
  482
  483
  484 vwaddu.wv v2, v4, v2
  485
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  486
       # CHECK-ERROR-LABEL: vwaddu.wv v2, v4, v2
  487
  488
       vwsubu.wv v0, v2, v4, v0.t
       # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
  489
  490
       # CHECK-ERROR-LABEL: vwsubu.wv v0, v2, v4, v0.t
  491
  492
       vwsubu.wv v2, v4, v2
  493
       # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
       r group.
  494
       # CHECK-ERROR-LABEL: vwsubu.wv v2, v4, v2
  495
  496 vwadd.wv v0, v2, v4, v0.t
                                       vector register group cannot overlap the mask register.
Your browser timezone setting differs from
                                      0, v2, v4, v0.t
the timezone setting in your profile, click to
```

501 # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe

reconcile.

```
r group.
    502 # CHECK-ERROR-LABEL: vwadd.wv v2, v4, v2
    503
         vwsub.wv v0, v2, v4, v0.t
    504
    505
         # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    506 # CHECK-ERROR-LABEL: vwsub.wv v0, v2, v4, v0.t
    507
    508 vwsub.wv v2, v4, v2
    509
         # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    510 # CHECK-ERROR-LABEL: vwsub.wv v2, v4, v2
    511
    512 vfwadd.wv v0, v2, v4, v0.t
    513 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    514 # CHECK-ERROR-LABEL: vfwadd.wv v0, v2, v4, v0.t
    515
    516 vfwadd.wv v2, v4, v2
        # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    517
         r group.
    518 # CHECK-ERROR-LABEL: vfwadd.wv v2, v4, v2
    519
    520 vfwsub.wv v0, v2, v4, v0.t
    521 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    522 # CHECK-ERROR-LABEL: vfwsub.wv v0, v2, v4, v0.t
    523
    524 vfwsub.wv v2, v4, v2
        # CHECK-ERROR: The destination vector register group cannot overlap the source vector registe
    525
         r group.
         # CHECK-ERROR-LABEL: vfwsub.wv v2, v4, v2
    526
    527
    528 vwaddu.wx v0, v2, a0, v0.t
    529 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    530
         # CHECK-ERROR-LABEL: vwaddu.wx v0, v2, a0, v0.t
    531
    532 vwsubu.wx v0, v2, a0, v0.t
    533
         # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    # CHECK-ERROR-LABEL: vwsubu.wx v0, v2, a0, v0.t
    535
    536 | vwadd.wx v0, v2, a0, v0.t
    537
         # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    538 # CHECK-ERROR-LABEL: vwadd.wx v0, v2, a0, v0.t
    539
    540 vwsub.wx v0, v2, a0, v0.t
         # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    541
    542 # CHECK-ERROR-LABEL: vwsub.wx v0, v2, a0, v0.t
    543
    544
        vfwadd.wf v0, v2, fa0, v0.t
    545 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    546 # CHECK-ERROR-LABEL: vfwadd.wf v0, v2, fa0, v0.t
    547
    548 vfwsub.wf v0, v2, fa0, v0.t
    549 # CHECK-ERROR: The destination vector register group cannot overlap the mask register.
    550 # CHECK-ERROR-LABEL: vfwsub.wf v0, v2, fa0, v0.t
□ Ilvm/test/MC/RISCV/rvv/load.s
                                                                                    ■ View Options
```

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

-show-encoding --mattr=+experimental-v < %s \ | rirecheck %s -- check-prefixes=CHECK-ENCODING, CHECK-INST

LOIN.

```
3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                   | llvm-objdump -d --mattr=+experimental-v - \
    7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                    10
   11 vlb.v v8, (a0), v0.t
   12 # CHECK-INST: vlb.v v8, (a0), v0.t
   13 # CHECK-ENCODING: [0x07,0x04,0x05,0x10]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 07 04 05 10 <unknown>
   16
   17 vlb.v v8, (a0)
   18 # CHECK-INST: vlb.v v8, (a0)
   19 # CHECK-ENCODING: [0x07,0x04,0x05,0x12]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 07 04 05 12 <unknown>
   22
   23 vlh.v v8, (a0), v0.t
   24 # CHECK-INST: vlh.v v8, (a0), v0.t
   25 # CHECK-ENCODING: [0x07,0x54,0x05,0x10]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 07 54 05 10 <unknown>
   28
   29 vlh.v v8, (a0)
   30 # CHECK-INST: vlh.v v8, (a0)
   31 # CHECK-ENCODING: [0x07,0x54,0x05,0x12]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 07 54 05 12 <unknown>
   34
   35 vlw.v v8, (a0), v0.t
   36 # CHECK-INST: vlw.v v8, (a0), v0.t
   37 # CHECK-ENCODING: [0x07,0x64,0x05,0x10]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 07 64 05 10 <unknown>
   40
   41 vlw.v v8, (a0)
   42 # CHECK-INST: vlw.v v8, (a0)
   43 # CHECK-ENCODING: [0x07,0x64,0x05,0x12]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 07 64 05 12 <unknown>
   46
   47 vlbu.v v8, (a0), v0.t
   48 # CHECK-INST: vlbu.v v8, (a0), v0.t
   49 # CHECK-ENCODING: [0x07,0x04,0x05,0x00]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 07 04 05 00 <unknown>
   52
   53 vlbu.v v8, (a0)
   54 # CHECK-INST: vlbu.v v8, (a0)
   55 # CHECK-ENCODING: [0x07,0x04,0x05,0x02]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 07 04 05 02 <unknown>
   58
Your browser timezone setting differs from
                                     v0.t
the timezone setting in your profile, click to
                                     05,0x001
reconcile.
                                     ires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 07 54 05 00 <unknown>
```

```
64
   65 vlhu.v v8, (a0)
   66 # CHECK-INST: vlhu.v v8, (a0)
   67 # CHECK-ENCODING: [0x07,0x54,0x05,0x02]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 07 54 05 02 <unknown>
   70
   71 vlwu.v v8, (a0), v0.t
   72 # CHECK-INST: vlwu.v v8, (a0), v0.t
   73 # CHECK-ENCODING: [0x07,0x64,0x05,0x00]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 07 64 05 00 <unknown>
   76
   77 vlwu.v v8, (a0)
   78 # CHECK-INST: vlwu.v v8, (a0)
   79 # CHECK-ENCODING: [0x07,0x64,0x05,0x02]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 07 64 05 02 <unknown>
   82
   83 vlbff.v v8, (a0), v0.t
   84 # CHECK-INST: vlbff.v v8, (a0), v0.t
   85 # CHECK-ENCODING: [0x07,0x04,0x05,0x11]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 07 04 05 11 <unknown>
   88
   89 vlbff.v v8, (a0)
   90 # CHECK-INST: vlbff.v v8, (a0)
   91 # CHECK-ENCODING: [0x07,0x04,0x05,0x13]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 07 04 05 13 <unknown>
   94
   95 vlhff.v v8, (a0), v0.t
   96 # CHECK-INST: vlhff.v v8, (a0), v0.t
   97 # CHECK-ENCODING: [0x07,0x54,0x05,0x11]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 07 54 05 11 <unknown>
  100
  101 vlhff.v v8, (a0)
  102 # CHECK-INST: vlhff.v v8, (a0)
  103 # CHECK-ENCODING: [0x07,0x54,0x05,0x13]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 07 54 05 13 <unknown>
  106
  107 vlwff.v v8, (a0), v0.t
  108 # CHECK-INST: vlwff.v v8, (a0), v0.t
  109 # CHECK-ENCODING: [0x07,0x64,0x05,0x11]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 07 64 05 11 <unknown>
  112
  113 vlwff.v v8, (a0)
  114 # CHECK-INST: vlwff.v v8, (a0)
  115 # CHECK-ENCODING: [0x07,0x64,0x05,0x13]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 07 64 05 13 <unknown>
  118
  119 vlbuff.v v8, (a0), v0.t
                                      , v0.t
Your browser timezone setting differs from
                                      05,0x01]
the timezone setting in your profile, click to
                                      ires the following: 'V' (Vector Instructions)
reconcile.
                                      nknown>
  124
```

```
125 vlbuff.v v8, (a0)
  126 # CHECK-INST: vlbuff.v v8, (a0)
  127 # CHECK-ENCODING: [0x07,0x04,0x05,0x03]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 07 04 05 03 <unknown>
  130
  131 vlhuff.v v8, (a0), v0.t
  132 # CHECK-INST: vlhuff.v v8, (a0), v0.t
  133 # CHECK-ENCODING: [0x07,0x54,0x05,0x01]
  134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 07 54 05 01 <unknown>
  135
  136
  137 vlhuff.v v8, (a0)
  138 # CHECK-INST: vlhuff.v v8, (a0)
  139 # CHECK-ENCODING: [0x07,0x54,0x05,0x03]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 07 54 05 03 <unknown>
  142
  143 vlwuff.v v8, (a0), v0.t
  144 # CHECK-INST: vlwuff.v v8, (a0), v0.t
  145 # CHECK-ENCODING: [0x07,0x64,0x05,0x01]
  146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 07 64 05 01 <unknown>
  148
  149 | vlwuff.v v8, (a0)
  150 # CHECK-INST: vlwuff.v v8, (a0)
  151 # CHECK-ENCODING: [0x07,0x64,0x05,0x03]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 07 64 05 03 <unknown>
  154
  155 vleff.v v8, (a0), v0.t
  156 # CHECK-INST: vleff.v v8, (a0), v0.t
  157 # CHECK-ENCODING: [0x07,0x74,0x05,0x01]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 07 74 05 01 <unknown>
  160
  161 vleff.v v8, (a0)
  162 # CHECK-INST: vleff.v v8, (a0)
  163 # CHECK-ENCODING: [0x07,0x74,0x05,0x03]
      # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 07 74 05 03 <unknown>
  166
  167 vlsb.v v8, (a0), a1, v0.t
  168 # CHECK-INST: vlsb.v v8, (a0), a1, v0.t
  169 # CHECK-ENCODING: [0x07,0x04,0xb5,0x18]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  171 # CHECK-UNKNOWN: 07 04 b5 18 <unknown>
  172
  173 vlsb.v v8, (a0), a1
  174 # CHECK-INST: vlsb.v v8, (a0), a1
  175 # CHECK-ENCODING: [0x07,0x04,0xb5,0x1a]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  177 # CHECK-UNKNOWN: 07 04 b5 1a <unknown>
  178
  179 vlsh.v v8, (a0), a1, v0.t
  180 # CHECK-INST: vlsh.v v8, (a0), a1, v0.t
                                      b5,0x18]
Your browser timezone setting differs from
                                      ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
                                      nknown>
reconcile.
  185 vlsh.v v8, (a0), a1
```

```
186 | # CHECK-INST: vlsh.v v8, (a0), a1
  187 # CHECK-ENCODING: [0x07,0x54,0xb5,0x1a]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  189 # CHECK-UNKNOWN: 07 54 b5 1a <unknown>
  190
  191 vlsw.v v8, (a0), a1, v0.t
  192 # CHECK-INST: vlsw.v v8, (a0), a1, v0.t
  193 # CHECK-ENCODING: [0x07,0x64,0xb5,0x18]
  194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 07 64 b5 18 <unknown>
  196
  197 vlsw.v v8, (a0), a1
  198 # CHECK-INST: vlsw.v v8, (a0), a1
  199 # CHECK-ENCODING: [0x07,0x64,0xb5,0x1a]
  200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  201 # CHECK-UNKNOWN: 07 64 b5 1a <unknown>
  202
  203 vlsbu.v v8, (a0), a1, v0.t
  204 # CHECK-INST: vlsbu.v v8, (a0), a1, v0.t
  205 # CHECK-ENCODING: [0x07,0x04,0xb5,0x08]
  206 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  207 # CHECK-UNKNOWN: 07 04 b5 08 <unknown>
  208
  209 vlsbu.v v8, (a0), a1
  210 # CHECK-INST: vlsbu.v v8, (a0), a1
  211 # CHECK-ENCODING: [0x07,0x04,0xb5,0x0a]
  212 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  213 # CHECK-UNKNOWN: 07 04 b5 0a <unknown>
  214
  215 vlshu.v v8, (a0), a1, v0.t
  216 # CHECK-INST: vlshu.v v8, (a0), a1, v0.t
  217 # CHECK-ENCODING: [0x07,0x54,0xb5,0x08]
  218 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  219 # CHECK-UNKNOWN: 07 54 b5 08 <unknown>
  220
  221 vlshu.v v8, (a0), a1
  222 # CHECK-INST: vlshu.v v8, (a0), a1
  223 # CHECK-ENCODING: [0x07,0x54,0xb5,0x0a]
  224 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  225 # CHECK-UNKNOWN: 07 54 b5 0a <unknown>
  226
  227 vlswu.v v8, (a0), a1, v0.t
  228 # CHECK-INST: vlswu.v v8, (a0), a1, v0.t
  229 # CHECK-ENCODING: [0x07,0x64,0xb5,0x08]
  230 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  231 # CHECK-UNKNOWN: 07 64 b5 08 <unknown>
  232
  233 vlswu.v v8, (a0), a1
  234 # CHECK-INST: vlswu.v v8, (a0), a1
  235 # CHECK-ENCODING: [0x07,0x64,0xb5,0x0a]
  236 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  237 # CHECK-UNKNOWN: 07 64 b5 0a <unknown>
  239 vlse.v v8, (a0), a1, v0.t
  240 # CHECK-INST: vlse.v v8, (a0), a1, v0.t
  241 # CHECK-ENCODING: [0x07,0x74,0xb5,0x08]
                                      ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
  246 # CHECK-INST: vlse.v v8, (a0), a1
```

```
247 # CHECK-ENCODING: [0x07,0x74,0xb5,0x0a]
  248 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  249 # CHECK-UNKNOWN: 07 74 b5 0a <unknown>
  250
  251 vlxb.v v8, (a0), v4, v0.t
  252 # CHECK-INST: vlxb.v v8, (a0), v4, v0.t
  253 # CHECK-ENCODING: [0x07,0x04,0x45,0x1c]
  254 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  255 # CHECK-UNKNOWN: 07 04 45 1c <unknown>
  256
  257 vlxb.v v8, (a0), v4
  258 # CHECK-INST: vlxb.v v8, (a0), v4
  259 # CHECK-ENCODING: [0x07,0x04,0x45,0x1e]
  260 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  261 # CHECK-UNKNOWN: 07 04 45 1e <unknown>
  262
  263 vlxh.v v8, (a0), v4, v0.t
  264 # CHECK-INST: vlxh.v v8, (a0), v4, v0.t
  265 # CHECK-ENCODING: [0x07,0x54,0x45,0x1c]
  266 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  267 # CHECK-UNKNOWN: 07 54 45 1c <unknown>
  268
  269 vlxh.v v8, (a0), v4
  270 # CHECK-INST: vlxh.v v8, (a0), v4
  271 # CHECK-ENCODING: [0x07,0x54,0x45,0x1e]
  272 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  273 # CHECK-UNKNOWN: 07 54 45 1e <unknown>
  274
  275 vlxw.v v8, (a0), v4, v0.t
  276 # CHECK-INST: vlxw.v v8, (a0), v4, v0.t
  277 # CHECK-ENCODING: [0x07,0x64,0x45,0x1c]
  278 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  279 # CHECK-UNKNOWN: 07 64 45 1c <unknown>
  280
  281 vlxw.v v8, (a0), v4
  282 # CHECK-INST: vlxw.v v8, (a0), v4
  283 # CHECK-ENCODING: [0x07,0x64,0x45,0x1e]
  284 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  285 # CHECK-UNKNOWN: 07 64 45 1e <unknown>
  286
  287 vlxbu.v v8, (a0), v4, v0.t
  288 # CHECK-INST: vlxbu.v v8, (a0), v4, v0.t
  289 # CHECK-ENCODING: [0x07,0x04,0x45,0x0c]
  290 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  291 # CHECK-UNKNOWN: 07 04 45 0c <unknown>
  292
  293 vlxbu.v v8, (a0), v4
  294 # CHECK-INST: vlxbu.v v8, (a0), v4
  295 # CHECK-ENCODING: [0x07,0x04,0x45,0x0e]
  296 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  297 # CHECK-UNKNOWN: 07 04 45 0e <unknown>
  298
  299 vlxhu.v v8, (a0), v4, v0.t
  300 # CHECK-INST: vlxhu.v v8, (a0), v4, v0.t
  301 # CHECK-ENCODING: [0x07,0x54,0x45,0x0c]
  302 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
      # CHECK-ENCODING: [0x07,0x54,0x45,0x0e]
```

```
© D69987 [RISCV] Assemble/Disassemble v-ext instructions.
    308 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    309
         # CHECK-UNKNOWN: 07 54 45 0e <unknown>
    310
    311 vlxwu.v v8, (a0), v4, v0.t
    312 # CHECK-INST: vlxwu.v v8, (a0), v4, v0.t
    313 # CHECK-ENCODING: [0x07,0x64,0x45,0x0c]
        # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    315 # CHECK-UNKNOWN: 07 64 45 0c <unknown>
    316
    317 vlxwu.v v8, (a0), v4
    318 # CHECK-INST: vlxwu.v v8, (a0), v4
    319 # CHECK-ENCODING: [0x07,0x64,0x45,0x0e]
    320 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    321 # CHECK-UNKNOWN: 07 64 45 0e <unknown>
    322
    323 vlxe.v v8, (a0), v4, v0.t
    324 # CHECK-INST: vlxe.v v8, (a0), v4, v0.t
    325 # CHECK-ENCODING: [0x07,0x74,0x45,0x0c]
    326 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    327 # CHECK-UNKNOWN: 07 74 45 0c <unknown>
    328
    329 vlxe.v v8, (a0), v4
    330 # CHECK-INST: vlxe.v v8, (a0), v4
    331 # CHECK-ENCODING: [0x07,0x74,0x45,0x0e]
    332 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    333 # CHECK-UNKNOWN: 07 74 45 0e <unknown>
    334
    335 vl1r.v v8, (a0)
    336 # CHECK-INST: vl1r.v v8, (a0)
    337 # CHECK-ENCODING: [0x07,0x74,0x85,0x02]
    338 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
         # CHECK-UNKNOWN: 07 74 85 02 <unknown>
Ilvm/test/MC/RISCV/rvv/macc.s
                                                                                    ■ View Options
      1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
         # RUN:
                       | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
               fpallares
                                                                                Not Done
          K
          Looks like +v attribute gets passed twice. I'm also not sure we need +a and +c.
```

This file was added.

```
3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                      | FileCheck %s --check-prefix=CHECK-ERROR
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
    7 # RUN:
                      | FileCheck %s --check-prefix=CHECK-INST
       # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \</pre>
    9
       # RUN:
                      | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vmacc.vv v8, v20, v4, v0.t
       # CHECK-INST: vmacc.vv v8, v20, v4, v0.t
   13 # CHECK-ENCODING: [0x57,0x24,0x4a,0xb4]
                                        ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                        nknown>
the timezone setting in your profile, click to
reconcile.
   18 # CHECK-INST: vmacc.vv v8, v20, v4
```

```
19 # CHECK-ENCODING: [0x57,0x24,0x4a,0xb6]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 24 4a b6 <unknown>
   22
   23 vmacc.vx v8, a0, v4, v0.t
   24 # CHECK-INST: vmacc.vx v8, a0, v4, v0.t
   25 # CHECK-ENCODING: [0x57,0x64,0x45,0xb4]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 64 45 b4 <unknown>
   28
   29 vmacc.vx v8, a0, v4
   30 # CHECK-INST: vmacc.vx v8, a0, v4
   31 # CHECK-ENCODING: [0x57,0x64,0x45,0xb6]
   32 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 64 45 b6 <unknown>
   34
   35 vnmsac.vv v8, v20, v4, v0.t
   36 # CHECK-INST: vnmsac.vv v8, v20, v4, v0.t
   37 # CHECK-ENCODING: [0x57,0x24,0x4a,0xbc]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 24 4a bc <unknown>
   40
   41 vnmsac.vv v8, v20, v4
   42 # CHECK-INST: vnmsac.vv v8, v20, v4
   43 # CHECK-ENCODING: [0x57,0x24,0x4a,0xbe]
   44 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 24 4a be <unknown>
   46
   47 vnmsac.vx v8, a0, v4, v0.t
   48 # CHECK-INST: vnmsac.vx v8, a0, v4, v0.t
   49 # CHECK-ENCODING: [0x57,0x64,0x45,0xbc]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 64 45 bc <unknown>
   52
   53 vnmsac.vx v8, a0, v4
   54 # CHECK-INST: vnmsac.vx v8, a0, v4
   55 # CHECK-ENCODING: [0x57,0x64,0x45,0xbe]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 64 45 be <unknown>
   58
   59 vmadd.vv v8, v20, v4, v0.t
   60 # CHECK-INST: vmadd.vv v8, v20, v4, v0.t
   61 # CHECK-ENCODING: [0x57,0x24,0x4a,0xa4]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 24 4a a4 <unknown>
   65 vmadd.vv v8, v20, v4
   66 # CHECK-INST: vmadd.vv v8, v20, v4
   67 # CHECK-ENCODING: [0x57,0x24,0x4a,0xa6]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 24 4a a6 <unknown>
   70
   71 vmadd.vx v8, a0, v4, v0.t
   72 # CHECK-INST: vmadd.vx v8, a0, v4, v0.t
   73 # CHECK-ENCODING: [0x57,0x64,0x45,0xa4]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
   79 # CHECK-ENCODING: [0x57,0x64,0x45,0xa6]
```

```
80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 64 45 a6 <unknown>
   82
   83 vnmsub.vv v8, v20, v4, v0.t
   84 # CHECK-INST: vnmsub.vv v8, v20, v4, v0.t
   85 # CHECK-ENCODING: [0x57,0x24,0x4a,0xac]
   86 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 24 4a ac <unknown>
   88
   89 vnmsub.vv v8, v20, v4
   90 # CHECK-INST: vnmsub.vv v8, v20, v4
   91 # CHECK-ENCODING: [0x57,0x24,0x4a,0xae]
   92 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 24 4a ae <unknown>
   94
   95 vnmsub.vx v8, a0, v4, v0.t
   96 # CHECK-INST: vnmsub.vx v8, a0, v4, v0.t
   97 # CHECK-ENCODING: [0x57,0x64,0x45,0xac]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 64 45 ac <unknown>
  100
  101 vnmsub.vx v8, a0, v4
  102 # CHECK-INST: vnmsub.vx v8, a0, v4
  103 # CHECK-ENCODING: [0x57,0x64,0x45,0xae]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 64 45 ae <unknown>
  106
  107 vwmaccu.vv v8, v20, v4, v0.t
  108 # CHECK-INST: vwmaccu.vv v8, v20, v4, v0.t
  109 # CHECK-ENCODING: [0x57,0x24,0x4a,0xf0]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 24 4a f0 <unknown>
  112
  113 vwmaccu.vv v8, v20, v4
  114 # CHECK-INST: vwmaccu.vv v8, v20, v4
  115 # CHECK-ENCODING: [0x57,0x24,0x4a,0xf2]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 24 4a f2 <unknown>
  118
  119 vwmaccu.vx v8, a0, v4, v0.t
  120 # CHECK-INST: vwmaccu.vx v8, a0, v4, v0.t
  121 # CHECK-ENCODING: [0x57,0x64,0x45,0xf0]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 64 45 f0 <unknown>
  124
  125 vwmaccu.vx v8, a0, v4
  126 # CHECK-INST: vwmaccu.vx v8, a0, v4
  127 # CHECK-ENCODING: [0x57,0x64,0x45,0xf2]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 64 45 f2 <unknown>
  130
  131 vwmacc.vv v8, v20, v4, v0.t
  132 # CHECK-INST: vwmacc.vv v8, v20, v4, v0.t
  133 # CHECK-ENCODING: [0x57,0x24,0x4a,0xf4]
  134 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 24 4a f4 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      . v4
reconcile.
                                      4a,0xf6]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
141 # CHECK-UNKNOWN: 57 24 4a f6 <unknown>
142
143 vwmacc.vx v8, a0, v4, v0.t
    # CHECK-INST: vwmacc.vx v8, a0, v4, v0.t
144
145 # CHECK-ENCODING: [0x57,0x64,0x45,0xf4]
146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    # CHECK-UNKNOWN: 57 64 45 f4 <unknown>
147
148
149 vwmacc.vx v8, a0, v4
150 # CHECK-INST: vwmacc.vx v8, a0, v4
151 # CHECK-ENCODING: [0x57,0x64,0x45,0xf6]
152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
153 # CHECK-UNKNOWN: 57 64 45 f6 <unknown>
154
155 vwmaccsu.vv v8, v20, v4, v0.t
156 # CHECK-INST: vwmaccsu.vv v8, v20, v4, v0.t
157 # CHECK-ENCODING: [0x57,0x24,0x4a,0xfc]
158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    # CHECK-UNKNOWN: 57 24 4a fc <unknown>
159
160
161 vwmaccsu.vv v8, v20, v4
162 # CHECK-INST: vwmaccsu.vv v8, v20, v4
163 # CHECK-ENCODING: [0x57,0x24,0x4a,0xfe]
164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
165 # CHECK-UNKNOWN: 57 24 4a fe <unknown>
167 vwmaccsu.vx v8, a0, v4, v0.t
168 # CHECK-INST: vwmaccsu.vx v8, a0, v4, v0.t
169 # CHECK-ENCODING: [0x57,0x64,0x45,0xfc]
170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
171 # CHECK-UNKNOWN: 57 64 45 fc <unknown>
172
173 vwmaccsu.vx v8, a0, v4
174 # CHECK-INST: vwmaccsu.vx v8, a0, v4
175 # CHECK-ENCODING: [0x57,0x64,0x45,0xfe]
176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
177 # CHECK-UNKNOWN: 57 64 45 fe <unknown>
178
179 vwmaccus.vx v8, a0, v4, v0.t
180 # CHECK-INST: vwmaccus.vx v8, a0, v4, v0.t
181 # CHECK-ENCODING: [0x57,0x64,0x45,0xf8]
182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
183 # CHECK-UNKNOWN: 57 64 45 f8 <unknown>
184
185 vwmaccus.vx v8, a0, v4
186 # CHECK-INST: vwmaccus.vx v8, a0, v4
187 # CHECK-ENCODING: [0x57,0x64,0x45,0xfa]
    # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
188
189 # CHECK-UNKNOWN: 57 64 45 fa <unknown>
```

#### Ilvm/test/MC/RISCV/rvv/mask.s

**■ View Options** 

```
This file was added.
```

```
1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
Check-prefixes=CHECK-ENCODING,CHECK-INST

v64 -show-encoding < %s 2>&1 \
the timezone setting in your profile, click to reconcile.

6 # RUN: | llvm-objdump -d --mattr=+experimental-v < %s \
--mattr=+experimental-v - \
```

```
7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                    10
   11 | vmand.mm v8, v4, v20
   12 # CHECK-INST: vmand.mm v8, v4, v20
   13 # CHECK-ENCODING: [0x57,0x24,0x4a,0x66]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 24 4a 66 <unknown>
   16
   17 vmnand.mm v8, v4, v20
   18 # CHECK-INST: vmnand.mm v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x24,0x4a,0x76]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 24 4a 76 <unknown>
   22
   23 vmandnot.mm v8, v4, v20
   24 # CHECK-INST: vmandnot.mm v8, v4, v20
   25 # CHECK-ENCODING: [0x57,0x24,0x4a,0x62]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 24 4a 62 <unknown>
   28
   29 vmxor.mm v8, v4, v20
   30 # CHECK-INST: vmxor.mm v8, v4, v20
   31 # CHECK-ENCODING: [0x57,0x24,0x4a,0x6e]
   32 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 24 4a 6e <unknown>
   34
   35 | vmor.mm v8, v4, v20
   36 # CHECK-INST: vmor.mm v8, v4, v20
   37 # CHECK-ENCODING: [0x57,0x24,0x4a,0x6a]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 24 4a 6a <unknown>
   40
   41 vmnor.mm v8, v4, v20
   42 # CHECK-INST: vmnor.mm v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x24,0x4a,0x7a]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 24 4a 7a <unknown>
   46
   47 vmornot.mm v8, v4, v20
   48 # CHECK-INST: vmornot.mm v8, v4, v20
   49 # CHECK-ENCODING: [0x57,0x24,0x4a,0x72]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 24 4a 72 <unknown>
   52
   53 vmxnor.mm v8, v4, v20
   54 # CHECK-INST: vmxnor.mm v8, v4, v20
   55 # CHECK-ENCODING: [0x57,0x24,0x4a,0x7e]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 24 4a 7e <unknown>
   58
   59 vpopc.m a2, v4, v0.t
   60 # CHECK-INST: vpopc.m a2, v4, v0.t
   61 # CHECK-ENCODING: [0x57,0x26,0x48,0x40]
   62 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                     nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
   67 # CHECK-ENCODING: [0x57,0x26,0x48,0x42]
```

```
68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 26 48 42 <unknown>
   70
   71 vfirst.m a2, v4, v0.t
   72 # CHECK-INST: vfirst.m a2, v4, v0.t
   73 # CHECK-ENCODING: [0x57,0xa6,0x48,0x40]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 a6 48 40 <unknown>
   76
   77 vfirst.m a2, v4
   78 # CHECK-INST: vfirst.m a2, v4
   79 # CHECK-ENCODING: [0x57,0xa6,0x48,0x42]
   80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 a6 48 42 <unknown>
   82
   83 vmsbf.m v8, v4, v0.t
   84 # CHECK-INST: vmsbf.m v8, v4, v0.t
   85 # CHECK-ENCODING: [0x57,0xa4,0x40,0x50]
   86 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 a4 40 50 <unknown>
   88
   89 vmsbf.m v8, v4
   90 # CHECK-INST: vmsbf.m v8, v4
   91 # CHECK-ENCODING: [0x57,0xa4,0x40,0x52]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 a4 40 52 <unknown>
   94
   95 vmsif.m v8, v4, v0.t
   96 # CHECK-INST: vmsif.m v8, v4, v0.t
   97 # CHECK-ENCODING: [0x57,0xa4,0x41,0x50]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 a4 41 50 <unknown>
  100
  101 vmsif.m v8, v4
  102 # CHECK-INST: vmsif.m v8, v4
  103 # CHECK-ENCODING: [0x57,0xa4,0x41,0x52]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 a4 41 52 <unknown>
  106
  107 vmsof.m v8, v4, v0.t
  108 # CHECK-INST: vmsof.m v8, v4, v0.t
  109 # CHECK-ENCODING: [0x57,0x24,0x41,0x50]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 24 41 50 <unknown>
  112
  113 vmsof.m v8, v4
  114 # CHECK-INST: vmsof.m v8, v4
  115 # CHECK-ENCODING: [0x57,0x24,0x41,0x52]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 24 41 52 <unknown>
  118
  119 viota.m v8, v4, v0.t
  120 # CHECK-INST: viota.m v8, v4, v0.t
  121 # CHECK-ENCODING: [0x57,0x24,0x48,0x50]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 24 48 50 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      48,0x52]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
# CHECK-UNKNOWN: 57 24 48 52 <unknown>

130

131 vid.v v8, v0.t

132 # CHECK-INST: vid.v v8, v0.t

133 # CHECK-ENCODING: [0x57,0xa4,0x08,0x50]

134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)

135 # CHECK-UNKNOWN: 57 a4 08 50 <unknown>

136

137 vid.v v8

138 # CHECK-INST: vid.v v8

139 # CHECK-ENCODING: [0x57,0xa4,0x08,0x52]

140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)

141 # CHECK-UNKNOWN: 57 a4 08 52 <unknown>
```

### Ilvm/test/MC/RISCV/rvv/minmax.s

**■ View Options** 

```
This file was added.
     1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                      | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
     3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
     4 # RUN:
                      | FileCheck %s --check-prefix=CHECK-ERROR
     5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
     6 # RUN:
                      | llvm-objdump -d --mattr=+experimental-v - \
        # RUN:
                      | FileCheck %s --check-prefix=CHECK-INST
     8 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
     9 # RUN:
                     10
    11 vminu.vv v8, v4, v20, v0.t
    12 # CHECK-INST: vminu.vv v8, v4, v20, v0.t
    13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x10]
    14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    15 # CHECK-UNKNOWN: 57 04 4a 10 <unknown>
    16
    17 vminu.vv v8, v4, v20
     18 # CHECK-INST: vminu.vv v8, v4, v20
    19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x12]
     20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    21 # CHECK-UNKNOWN: 57 04 4a 12 <unknown>
     22
     23 vminu.vx v8, v4, a0, v0.t
     24 # CHECK-INST: vminu.vx v8, v4, a0, v0.t
     25 # CHECK-ENCODING: [0x57,0x44,0x45,0x10]
     26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
     27 # CHECK-UNKNOWN: 57 44 45 10 <unknown>
     28
     29 vminu.vx v8, v4, a0
     30 # CHECK-INST: vminu.vx v8, v4, a0
    31 # CHECK-ENCODING: [0x57,0x44,0x45,0x12]
     32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    33 # CHECK-UNKNOWN: 57 44 45 12 <unknown>
     34
     35 vmin.vv v8, v4, v20, v0.t
     36 # CHECK-INST: vmin.vv v8, v4, v20, v0.t
     37 # CHECK-ENCODING: [0x57,0x04,0x4a,0x14]
                                       ires the following: 'V' (Vector Instructions)
 Your browser timezone setting differs from
                                       nknown>
 the timezone setting in your profile, click to
 reconcile.
```

42 # CHECK-INST: vmin.vv v8, v4, v20

```
43 # CHECK-ENCODING: [0x57,0x04,0x4a,0x16]
   44 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 04 4a 16 <unknown>
   46
   47 vmin.vx v8, v4, a0, v0.t
   48 # CHECK-INST: vmin.vx v8, v4, a0, v0.t
   49 # CHECK-ENCODING: [0x57,0x44,0x45,0x14]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 44 45 14 <unknown>
   52
   53 vmin.vx v8, v4, a0
   54 # CHECK-INST: vmin.vx v8, v4, a0
   55 # CHECK-ENCODING: [0x57,0x44,0x45,0x16]
   56 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 44 45 16 <unknown>
   58
   59 vmaxu.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vmaxu.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x04,0x4a,0x18]
   62 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 04 4a 18 <unknown>
   64
   65 vmaxu.vv v8, v4, v20
   66 # CHECK-INST: vmaxu.vv v8, v4, v20
   67 # CHECK-ENCODING: [0x57,0x04,0x4a,0x1a]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 04 4a 1a <unknown>
   70
   71 vmaxu.vx v8, v4, a0, v0.t
   72 # CHECK-INST: vmaxu.vx v8, v4, a0, v0.t
   73 # CHECK-ENCODING: [0x57,0x44,0x45,0x18]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 44 45 18 <unknown>
   76
   77 vmaxu.vx v8, v4, a0
   78 # CHECK-INST: vmaxu.vx v8, v4, a0
   79 # CHECK-ENCODING: [0x57,0x44,0x45,0x1a]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 44 45 1a <unknown>
   82
   83 vmax.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vmax.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x04,0x4a,0x1c]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 04 4a 1c <unknown>
   89 vmax.vv v8, v4, v20
   90 # CHECK-INST: vmax.vv v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x04,0x4a,0x1e]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 04 4a 1e <unknown>
   95 vmax.vx v8, v4, a0, v0.t
   96 # CHECK-INST: vmax.vx v8, v4, a0, v0.t
   97 # CHECK-ENCODING: [0x57,0x44,0x45,0x1c]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
  103 # CHECK-ENCODING: [0x57,0x44,0x45,0x1e]
```

```
104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
105 # CHECK-UNKNOWN: 57 44 45 1e <unknown>
```

### llvm/test/MC/RISCV/rvv/mul.s

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                    | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
    7
      # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                    | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vmul.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vmul.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x24,0x4a,0x94]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 24 4a 94 <unknown>
   17 vmul.vv v8, v4, v20
   18 # CHECK-INST: vmul.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x24,0x4a,0x96]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 24 4a 96 <unknown>
   22
   23 vmul.vx v8, v4, a0, v0.t
   24 # CHECK-INST: vmul.vx v8, v4, a0, v0.t
   25 # CHECK-ENCODING: [0x57,0x64,0x45,0x94]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 64 45 94 <unknown>
   28
   29 vmul.vx v8, v4, a0
   30 # CHECK-INST: vmul.vx v8, v4, a0
   31 # CHECK-ENCODING: [0x57,0x64,0x45,0x96]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 64 45 96 <unknown>
   34
   35 vmulh.vv v8, v4, v20, v0.t
   36 # CHECK-INST: vmulh.vv v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x24,0x4a,0x9c]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 24 4a 9c <unknown>
   40
   41 vmulh.vv v8, v4, v20
   42 # CHECK-INST: vmulh.vv v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x24,0x4a,0x9e]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 24 4a 9e <unknown>
   46
   47 vmulh.vx v8, v4, a0, v0.t
   48 # CHECK-INST: vmulh.vx v8, v4, a0, v0.t
                                      45,0x9c]
Your browser timezone setting differs from
                                      ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
                                      nknown>
reconcile.
```

53 vmulh.vx v8, v4, a0

```
54 # CHECK-INST: vmulh.vx v8, v4, a0
   55 # CHECK-ENCODING: [0x57,0x64,0x45,0x9e]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 64 45 9e <unknown>
   58
   59 vmulhu.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vmulhu.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x24,0x4a,0x90]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 24 4a 90 <unknown>
   65 vmulhu.vv v8, v4, v20
   66 # CHECK-INST: vmulhu.vv v8, v4, v20
   67 # CHECK-ENCODING: [0x57,0x24,0x4a,0x92]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 24 4a 92 <unknown>
   70
   71 vmulhu.vx v8, v4, a0, v0.t
   72 # CHECK-INST: vmulhu.vx v8, v4, a0, v0.t
   73 # CHECK-ENCODING: [0x57,0x64,0x45,0x90]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 64 45 90 <unknown>
   76
   77 vmulhu.vx v8, v4, a0
   78 # CHECK-INST: vmulhu.vx v8, v4, a0
   79 # CHECK-ENCODING: [0x57,0x64,0x45,0x92]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 64 45 92 <unknown>
   82
   83 vmulhsu.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vmulhsu.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x24,0x4a,0x98]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 24 4a 98 <unknown>
   88
   89 vmulhsu.vv v8, v4, v20
   90 # CHECK-INST: vmulhsu.vv v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x24,0x4a,0x9a]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 24 4a 9a <unknown>
   94
   95 vmulhsu.vx v8, v4, a0, v0.t
   96 # CHECK-INST: vmulhsu.vx v8, v4, a0, v0.t
   97 # CHECK-ENCODING: [0x57,0x64,0x45,0x98]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 64 45 98 <unknown>
  100
  101 vmulhsu.vx v8, v4, a0
  102 # CHECK-INST: vmulhsu.vx v8, v4, a0
  103 # CHECK-ENCODING: [0x57,0x64,0x45,0x9a]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 64 45 9a <unknown>
  106
  107 vwmul.vv v8, v4, v20, v0.t
       # CHECK-INST: vwmul.vv v8, v4, v20, v0.t
  108
  109 # CHECK-ENCODING: [0x57,0x24,0x4a,0xec]
                                      ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
  114 # CHECK-INST: vwmul.vv v8, v4, v20
```

```
115 # CHECK-ENCODING: [0x57,0x24,0x4a,0xee]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 57 24 4a ee <unknown>
  117
  118
  119 vwmul.vx v8, v4, a0, v0.t
  120 # CHECK-INST: vwmul.vx v8, v4, a0, v0.t
  121 # CHECK-ENCODING: [0x57,0x64,0x45,0xec]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 64 45 ec <unknown>
  124
  125 vwmul.vx v8, v4, a0
  126 # CHECK-INST: vwmul.vx v8, v4, a0
  127 # CHECK-ENCODING: [0x57,0x64,0x45,0xee]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 64 45 ee <unknown>
  130
  131 vwmulu.vv v8, v4, v20, v0.t
  132 # CHECK-INST: vwmulu.vv v8, v4, v20, v0.t
  133 # CHECK-ENCODING: [0x57,0x24,0x4a,0xe0]
  134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 24 4a e0 <unknown>
  136
  137 vwmulu.vv v8, v4, v20
  138 # CHECK-INST: vwmulu.vv v8, v4, v20
  139 # CHECK-ENCODING: [0x57,0x24,0x4a,0xe2]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 24 4a e2 <unknown>
  142
  143 vwmulu.vx v8, v4, a0, v0.t
  144 # CHECK-INST: vwmulu.vx v8, v4, a0, v0.t
  145 # CHECK-ENCODING: [0x57,0x64,0x45,0xe0]
  146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 57 64 45 e0 <unknown>
  147
  148
  149 vwmulu.vx v8, v4, a0
  150 # CHECK-INST: vwmulu.vx v8, v4, a0
  151 # CHECK-ENCODING: [0x57,0x64,0x45,0xe2]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 57 64 45 e2 <unknown>
  154
  155 vwmulsu.vv v8, v4, v20, v0.t
  156 # CHECK-INST: vwmulsu.vv v8, v4, v20, v0.t
  157 # CHECK-ENCODING: [0x57,0x24,0x4a,0xe8]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 24 4a e8 <unknown>
  160
  161 vwmulsu.vv v8, v4, v20
  162 # CHECK-INST: vwmulsu.vv v8, v4, v20
  163 # CHECK-ENCODING: [0x57,0x24,0x4a,0xea]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 57 24 4a ea <unknown>
  166
  167 vwmulsu.vx v8, v4, a0, v0.t
  168 # CHECK-INST: vwmulsu.vx v8, v4, a0, v0.t
  169
       # CHECK-ENCODING: [0x57,0x64,0x45,0xe8]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
  175 # CHECK-ENCODING: [0x57,0x64,0x45,0xea]
```

```
176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
177
    # CHECK-UNKNOWN: 57 64 45 ea <unknown>
178
179 vsmul.vv v8, v4, v20, v0.t
180 # CHECK-INST: vsmul.vv v8, v4, v20, v0.t
181 # CHECK-ENCODING: [0x57,0x04,0x4a,0x9c]
182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
183 # CHECK-UNKNOWN: 57 04 4a 9c <unknown>
184
185 | vsmul.vv v8, v4, v20
186 # CHECK-INST: vsmul.vv v8, v4, v20
187 # CHECK-ENCODING: [0x57,0x04,0x4a,0x9e]
188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
189 # CHECK-UNKNOWN: 57 04 4a 9e <unknown>
190
191 vsmul.vx v8, v4, a0, v0.t
192 # CHECK-INST: vsmul.vx v8, v4, a0, v0.t
193 # CHECK-ENCODING: [0x57,0x44,0x45,0x9c]
194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
195 # CHECK-UNKNOWN: 57 44 45 9c <unknown>
196
197 vsmul.vx v8, v4, a0
198 # CHECK-INST: vsmul.vx v8, v4, a0
199 # CHECK-ENCODING: [0x57,0x44,0x45,0x9e]
200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
201 # CHECK-UNKNOWN: 57 44 45 9e <unknown>
```

## ■ Ilvm/test/MC/RISCV/rvv/mv.s

■ View Options

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                     | FileCheck %s --check-prefix=CHECK-ERROR
    4 # RUN:
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
    7 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
    9 # RUN:
   10
   11 vmv.v.v v8, v20
   12 # CHECK-INST: vmv.v.v v8, v20
   13 # CHECK-ENCODING: [0x57,0x04,0x0a,0x5e]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 0a 5e <unknown>
   16
   17 vmv.v.x v8, a0
   18 # CHECK-INST: vmv.v.x v8, a0
   19 # CHECK-ENCODING: [0x57,0x44,0x05,0x5e]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 44 05 5e <unknown>
   22
   23 vmv.v.i v8, 15
   24 # CHECK-INST: vmv.v.i v8, 15
                                       07,0x5e]
Your browser timezone setting differs from
                                       ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
```

nknown>

https://reviews.llvm.org/D69987

vmv.x.s a2, v4

reconcile. 29

```
30 # CHECK-INST: vmv.x.s a2, v4
31 # CHECK-ENCODING: [0x57,0x26,0x40,0x42]
32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
33 # CHECK-UNKNOWN: 57 26 40 42 <unknown>
34
35 vmv.s.x v8, a0
36 # CHECK-INST: vmv.s.x v8, a0
37 # CHECK-ENCODING: [0x57,0x64,0x05,0x42]
38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
39 # CHECK-UNKNOWN: 57 64 05 42 <unknown>
40
41 vmv1r.v v8, v4
42 # CHECK-INST: vmv1r.v v8, v4
43 # CHECK-ENCODING: [0x57,0x34,0x40,0x9e]
44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
45 # CHECK-UNKNOWN: 57 34 40 9e <unknown>
47 vmv2r.v v8, v4
48 # CHECK-INST: vmv2r.v v8, v4
49 # CHECK-ENCODING: [0x57,0xb4,0x40,0x9e]
50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
51 # CHECK-UNKNOWN: 57 b4 40 9e <unknown>
52
53 vmv4r.v v8, v4
54 # CHECK-INST: vmv4r.v v8, v4
55 # CHECK-ENCODING: [0x57,0xb4,0x41,0x9e]
56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
57 # CHECK-UNKNOWN: 57 b4 41 9e <unknown>
58
59 vmv8r.v v8, v24
60 # CHECK-INST: vmv8r.v v8, v24
61 # CHECK-ENCODING: [0x57,0xb4,0x83,0x9f]
62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
63 # CHECK-UNKNOWN: 57 b4 83 9f <unknown>
```

### **■ Ilvm/test/MC/RISCV/rvv/or.s**

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
    4 # RUN:
                     | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                    | llvm-objdump -d --mattr=+experimental-v - \
                     | FileCheck %s --check-prefix=CHECK-INST
    7 # RUN:
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vor.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vor.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x28]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a 28 <unknown>
   16
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       4a,0x2a]
reconcile.
                                       ires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 04 4a 2a <unknown>
```

```
22
23 vor.vx v8, v4, a0, v0.t
24 # CHECK-INST: vor.vx v8, v4, a0, v0.t
25 # CHECK-ENCODING: [0x57,0x44,0x45,0x28]
26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
27 # CHECK-UNKNOWN: 57 44 45 28 <unknown>
28
29 vor.vx v8, v4, a0
30 # CHECK-INST: vor.vx v8, v4, a0
31 # CHECK-ENCODING: [0x57,0x44,0x45,0x2a]
32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
33 # CHECK-UNKNOWN: 57 44 45 2a <unknown>
34
35 vor.vi v8, v4, 15, v0.t
36 # CHECK-INST: vor.vi v8, v4, 15, v0.t
37 # CHECK-ENCODING: [0x57,0xb4,0x47,0x28]
38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
39 # CHECK-UNKNOWN: 57 b4 47 28 <unknown>
41 vor.vi v8, v4, 15
42 # CHECK-INST: vor.vi v8, v4, 15
43 # CHECK-ENCODING: [0x57,0xb4,0x47,0x2a]
44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
45 # CHECK-UNKNOWN: 57 b4 47 2a <unknown>
```

## **■ Ilvm/test/MC/RISCV/rvv/others.s**

**■ View Options** 

This file was added.

```
1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
      # RUN:
                     | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                    | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
    8 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vmerge.vvm v8, v4, v20, v0
   12 # CHECK-INST: vmerge.vvm v8, v4, v20, v0
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x5c]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a 5c <unknown>
   16
   17 vmerge.vxm v8, v4, a0, v0
   18 # CHECK-INST: vmerge.vxm v8, v4, a0, v0
   19 # CHECK-ENCODING: [0x57,0x44,0x45,0x5c]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 44 45 5c <unknown>
   22
   23 vmerge.vim v8, v4, 15, v0
   24 # CHECK-INST: vmerge.vim v8, v4, 15, v0
   25 # CHECK-ENCODING: [0x57,0xb4,0x47,0x5c]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      4, a0, v0.t
   31 # CHECK-ENCODING: [0x57,0x44,0x45,0x38]
```

```
32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 44 45 38 <unknown>
   34
   35 vslideup.vx v8, v4, a0
   36 # CHECK-INST: vslideup.vx v8, v4, a0
   37 # CHECK-ENCODING: [0x57,0x44,0x45,0x3a]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 44 45 3a <unknown>
   40
   41 vslideup.vi v8, v4, 31, v0.t
   42 # CHECK-INST: vslideup.vi v8, v4, 31, v0.t
   43 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x38]
   44 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 b4 4f 38 <unknown>
   47 vslideup.vi v8, v4, 31
   48 # CHECK-INST: vslideup.vi v8, v4, 31
   49 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x3a]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 b4 4f 3a <unknown>
   52
   53 vslidedown.vx v8, v4, a0, v0.t
   54 # CHECK-INST: vslidedown.vx v8, v4, a0, v0.t
   55 # CHECK-ENCODING: [0x57,0x44,0x45,0x3c]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 44 45 3c <unknown>
   58
   59 vslidedown.vx v8, v4, a0
   60 # CHECK-INST: vslidedown.vx v8, v4, a0
   61 # CHECK-ENCODING: [0x57,0x44,0x45,0x3e]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 44 45 3e <unknown>
   64
   65 vslidedown.vi v8, v4, 31, v0.t
   66 # CHECK-INST: vslidedown.vi v8, v4, 31, v0.t
   67 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x3c]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 b4 4f 3c <unknown>
   70
   71 vslidedown.vi v8, v4, 31
   72 # CHECK-INST: vslidedown.vi v8, v4, 31
   73 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x3e]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 b4 4f 3e <unknown>
   76
   77 vslide1up.vx v8, v4, a0, v0.t
   78 # CHECK-INST: vslide1up.vx v8, v4, a0, v0.t
   79 # CHECK-ENCODING: [0x57,0x64,0x45,0x38]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 64 45 38 <unknown>
   82
   83 vslide1up.vx v8, v4, a0
   84 # CHECK-INST: vslide1up.vx v8, v4, a0
   85 # CHECK-ENCODING: [0x57,0x64,0x45,0x3a]
   86 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 64 45 3a <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      , v4, a0, v0.t
reconcile.
                                      45,0x3c]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
93 # CHECK-UNKNOWN: 57 64 45 3c <unknown>
94
95 vslide1down.vx v8, v4, a0
96 # CHECK-INST: vslide1down.vx v8, v4, a0
97 # CHECK-ENCODING: [0x57,0x64,0x45,0x3e]
98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
99 # CHECK-UNKNOWN: 57 64 45 3e <unknown>
100
101 vrgather.vv v8, v4, v20, v0.t
102 # CHECK-INST: vrgather.vv v8, v4, v20, v0.t
103 # CHECK-ENCODING: [0x57,0x04,0x4a,0x30]
104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
105 # CHECK-UNKNOWN: 57 04 4a 30 <unknown>
106
107 vrgather.vv v8, v4, v20
108 # CHECK-INST: vrgather.vv v8, v4, v20
109 # CHECK-ENCODING: [0x57,0x04,0x4a,0x32]
110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
111 # CHECK-UNKNOWN: 57 04 4a 32 <unknown>
112
113 vrgather.vx v8, v4, a0, v0.t
114 # CHECK-INST: vrgather.vx v8, v4, a0, v0.t
115 # CHECK-ENCODING: [0x57,0x44,0x45,0x30]
116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
117 # CHECK-UNKNOWN: 57 44 45 30 <unknown>
118
119 vrgather.vx v8, v4, a0
120 # CHECK-INST: vrgather.vx v8, v4, a0
121 # CHECK-ENCODING: [0x57,0x44,0x45,0x32]
122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
123 # CHECK-UNKNOWN: 57 44 45 32 <unknown>
124
125 vrgather.vi v8, v4, 31, v0.t
126 # CHECK-INST: vrgather.vi v8, v4, 31, v0.t
127 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x30]
128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
129 # CHECK-UNKNOWN: 57 b4 4f 30 <unknown>
130
131 vrgather.vi v8, v4, 31
132 # CHECK-INST: vrgather.vi v8, v4, 31
133 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x32]
134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
135 # CHECK-UNKNOWN: 57 b4 4f 32 <unknown>
136
137 vcompress.vm v8, v4, v20
138 # CHECK-INST: vcompress.vm v8, v4, v20
139 # CHECK-ENCODING: [0x57,0x24,0x4a,0x5e]
140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
141 # CHECK-UNKNOWN: 57 24 4a 5e <unknown>
```

#### □ Ilvm/test/MC/RISCV/rvv/reduction.s

**■ View Options** 

```
This file was added.
```

```
1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
Check-prefixes=CHECK-ENCODING,CHECK-INST
v64 -show-encoding < %s 2>&1 \
the timezone setting in your profile, click to reconcile.

6 # RUN: | llvm-objdump -d --mattr=+experimental-v < %s \
--mattr=+experimental-v - \
```

```
7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 # RUN: 11vm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     10
   11 vredsum.vs v8, v4, v20, v0.t
   12 # CHECK-INST: vredsum.vs v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x24,0x4a,0x00]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 24 4a 00 <unknown>
   16
   17 vredsum.vs v8, v4, v20
   18 # CHECK-INST: vredsum.vs v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x24,0x4a,0x02]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 24 4a 02 <unknown>
   22
   23 vredmaxu.vs v8, v4, v20, v0.t
   24 # CHECK-INST: vredmaxu.vs v8, v4, v20, v0.t
   25 # CHECK-ENCODING: [0x57,0x24,0x4a,0x18]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 24 4a 18 <unknown>
   28
   29 vredmaxu.vs v8, v4, v20
   30 # CHECK-INST: vredmaxu.vs v8, v4, v20
   31 # CHECK-ENCODING: [0x57,0x24,0x4a,0x1a]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 24 4a 1a <unknown>
   34
   35 vredmax.vs v8, v4, v20, v0.t
   36 # CHECK-INST: vredmax.vs v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x24,0x4a,0x1c]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 24 4a 1c <unknown>
   40
   41 vredmax.vs v8, v4, v20
   42 # CHECK-INST: vredmax.vs v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x24,0x4a,0x1e]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 24 4a 1e <unknown>
   47 | vredminu.vs v8, v4, v20, v0.t
   48 # CHECK-INST: vredminu.vs v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x24,0x4a,0x10]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 24 4a 10 <unknown>
   52
   53 vredminu.vs v8, v4, v20
   54 # CHECK-INST: vredminu.vs v8, v4, v20
   55 # CHECK-ENCODING: [0x57,0x24,0x4a,0x12]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 24 4a 12 <unknown>
   58
   59 vredmin.vs v8, v4, v20, v0.t
   60 # CHECK-INST: vredmin.vs v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x24,0x4a,0x14]
   62 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                     nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                     , v20
   67 # CHECK-ENCODING: [0x57,0x24,0x4a,0x16]
```

```
68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 24 4a 16 <unknown>
   70
   71 vredand.vs v8, v4, v20, v0.t
   72 # CHECK-INST: vredand.vs v8, v4, v20, v0.t
   73 # CHECK-ENCODING: [0x57,0x24,0x4a,0x04]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 24 4a 04 <unknown>
   77 vredand.vs v8, v4, v20
   78 # CHECK-INST: vredand.vs v8, v4, v20
   79 # CHECK-ENCODING: [0x57,0x24,0x4a,0x06]
   80 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 24 4a 06 <unknown>
   82
   83 vredor.vs v8, v4, v20, v0.t
   84 # CHECK-INST: vredor.vs v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x24,0x4a,0x08]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 24 4a 08 <unknown>
   88
   89 vredor.vs v8, v4, v20
   90 # CHECK-INST: vredor.vs v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x24,0x4a,0x0a]
   92 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 24 4a 0a <unknown>
   94
   95 vredxor.vs v8, v4, v20, v0.t
   96 # CHECK-INST: vredxor.vs v8, v4, v20, v0.t
   97 # CHECK-ENCODING: [0x57,0x24,0x4a,0x0c]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 24 4a 0c <unknown>
  100
  101 | vredxor.vs v8, v4, v20
  102 # CHECK-INST: vredxor.vs v8, v4, v20
  103 # CHECK-ENCODING: [0x57,0x24,0x4a,0x0e]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 24 4a 0e <unknown>
  106
  107 vwredsumu.vs v8, v4, v20, v0.t
  108 # CHECK-INST: vwredsumu.vs v8, v4, v20, v0.t
  109 # CHECK-ENCODING: [0x57,0x04,0x4a,0xc0]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 04 4a c0 <unknown>
  112
  113 vwredsumu.vs v8, v4, v20
  114 # CHECK-INST: vwredsumu.vs v8, v4, v20
  115 # CHECK-ENCODING: [0x57,0x04,0x4a,0xc2]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 04 4a c2 <unknown>
  118
  119 vwredsum.vs v8, v4, v20, v0.t
  120 # CHECK-INST: vwredsum.vs v8, v4, v20, v0.t
  121 # CHECK-ENCODING: [0x57,0x04,0x4a,0xc4]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 04 4a c4 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                      4, v20
reconcile.
                                      4a,0xc6]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
129 # CHECK-UNKNOWN: 57 04 4a c6 <unknown>
```

## Ilvm/test/MC/RISCV/rvv/shift.s

**■ View Options** 

This file was added.

```
1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                    | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
    3 | # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                   | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
    7 # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
    8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                    9 # RUN:
   10
   11 vsll.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vsll.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x94]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a 94 <unknown>
   16
   17 vsll.vv v8, v4, v20
   18 # CHECK-INST: vsll.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x96]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 04 4a 96 <unknown>
   22
   23 vsll.vx v8, v4, a0, v0.t
   24 # CHECK-INST: vsll.vx v8, v4, a0, v0.t
   25 # CHECK-ENCODING: [0x57,0x44,0x45,0x94]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 57 44 45 94 <unknown>
   28
   29 vsll.vx v8, v4, a0
   30 # CHECK-INST: vsll.vx v8, v4, a0
   31 # CHECK-ENCODING: [0x57,0x44,0x45,0x96]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 44 45 96 <unknown>
   34
   35 vsll.vi v8, v4, 31, v0.t
   36 # CHECK-INST: vsll.vi v8, v4, 31, v0.t
   37 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x94]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 b4 4f 94 <unknown>
   40
   41 vsll.vi v8, v4, 31
   42 # CHECK-INST: vsll.vi v8, v4, 31
   43 # CHECK-ENCODING: [0x57,0xb4,0x4f,0x96]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 b4 4f 96 <unknown>
   46
   47 vsrl.vv v8, v4, v20, v0.t
      # CHECK-INST: vsrl.vv v8, v4, v20, v0.t
   49 # CHECK-ENCODING: [0x57,0x04,0x4a,0xa0]
                                     ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                     nknown>
the timezone setting in your profile, click to
reconcile.
   54 # CHECK-INST: vsrl.vv v8, v4, v20
```

```
55 # CHECK-ENCODING: [0x57,0x04,0x4a,0xa2]
   56 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 04 4a a2 <unknown>
   58
   59 vsrl.vx v8, v4, a0, v0.t
   60 # CHECK-INST: vsrl.vx v8, v4, a0, v0.t
   61 # CHECK-ENCODING: [0x57,0x44,0x45,0xa0]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 44 45 a0 <unknown>
   64
   65 vsrl.vx v8, v4, a0
   66 # CHECK-INST: vsrl.vx v8, v4, a0
   67 # CHECK-ENCODING: [0x57,0x44,0x45,0xa2]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 44 45 a2 <unknown>
   70
   71 vsrl.vi v8, v4, 31, v0.t
   72 # CHECK-INST: vsrl.vi v8, v4, 31, v0.t
   73 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xa0]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 b4 4f a0 <unknown>
   76
   77 vsrl.vi v8, v4, 31
   78 # CHECK-INST: vsrl.vi v8, v4, 31
   79 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xa2]
   80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 b4 4f a2 <unknown>
   82
   83 vsra.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vsra.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x04,0x4a,0xa4]
   86 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 04 4a a4 <unknown>
   88
   89 vsra.vv v8, v4, v20
   90 # CHECK-INST: vsra.vv v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x04,0x4a,0xa6]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 04 4a a6 <unknown>
   94
   95 vsra.vx v8, v4, a0, v0.t
   96 # CHECK-INST: vsra.vx v8, v4, a0, v0.t
   97 # CHECK-ENCODING: [0x57,0x44,0x45,0xa4]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 44 45 a4 <unknown>
  100
  101 vsra.vx v8, v4, a0
  102 # CHECK-INST: vsra.vx v8, v4, a0
  103 # CHECK-ENCODING: [0x57,0x44,0x45,0xa6]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 57 44 45 a6 <unknown>
  106
  107 vsra.vi v8, v4, 31, v0.t
  108 # CHECK-INST: vsra.vi v8, v4, 31, v0.t
  109 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xa4]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
  115 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xa6]
```

```
116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 b4 4f a6 <unknown>
  118
  119 vnsrl.wv v8, v4, v20, v0.t
  120 # CHECK-INST: vnsrl.wv v8, v4, v20, v0.t
  121 # CHECK-ENCODING: [0x57,0x04,0x4a,0xb0]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 04 4a b0 <unknown>
  124
  125 vnsrl.wv v8, v4, v20
  126 # CHECK-INST: vnsrl.wv v8, v4, v20
  127 # CHECK-ENCODING: [0x57,0x04,0x4a,0xb2]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 04 4a b2 <unknown>
  130
  131 vnsrl.wx v8, v4, a0, v0.t
  132 # CHECK-INST: vnsrl.wx v8, v4, a0, v0.t
  133 # CHECK-ENCODING: [0x57,0x44,0x45,0xb0]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  134
  135 # CHECK-UNKNOWN: 57 44 45 b0 <unknown>
  136
  137 vnsrl.wx v8, v4, a0
  138 # CHECK-INST: vnsrl.wx v8, v4, a0
  139 # CHECK-ENCODING: [0x57,0x44,0x45,0xb2]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 44 45 b2 <unknown>
  142
  143 vnsrl.wi v8, v4, 31, v0.t
  144 # CHECK-INST: vnsrl.wi v8, v4, 31, v0.t
  145 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xb0]
  146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 57 b4 4f b0 <unknown>
  148
  149 vnsrl.wi v8, v4, 31
  150 # CHECK-INST: vnsrl.wi v8, v4, 31
  151 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xb2]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 57 b4 4f b2 <unknown>
  154
  155 vnsra.wv v8, v4, v20, v0.t
  156 # CHECK-INST: vnsra.wv v8, v4, v20, v0.t
  157 # CHECK-ENCODING: [0x57,0x04,0x4a,0xb4]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 04 4a b4 <unknown>
  160
  161 vnsra.wv v8, v4, v20
  162 # CHECK-INST: vnsra.wv v8, v4, v20
  163 # CHECK-ENCODING: [0x57,0x04,0x4a,0xb6]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 57 04 4a b6 <unknown>
  166
  167 vnsra.wx v8, v4, a0, v0.t
  168 # CHECK-INST: vnsra.wx v8, v4, a0, v0.t
  169 # CHECK-ENCODING: [0x57,0x44,0x45,0xb4]
  170 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  171 # CHECK-UNKNOWN: 57 44 45 b4 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                      45,0xb6]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
177 # CHECK-UNKNOWN: 57 44 45 b6 <unknown>
  178
  179 vnsra.wi v8, v4, 31, v0.t
  180 # CHECK-INST: vnsra.wi v8, v4, 31, v0.t
  181 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xb4]
  182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  183 # CHECK-UNKNOWN: 57 b4 4f b4 <unknown>
  184
  185 vnsra.wi v8, v4, 31
  186 # CHECK-INST: vnsra.wi v8, v4, 31
  187 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xb6]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  189 # CHECK-UNKNOWN: 57 b4 4f b6 <unknown>
  190
  191 vssrl.vv v8, v4, v20, v0.t
  192 # CHECK-INST: vssrl.vv v8, v4, v20, v0.t
  193 # CHECK-ENCODING: [0x57,0x04,0x4a,0xa8]
  194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 57 04 4a a8 <unknown>
  196
  197 vssrl.vv v8, v4, v20
  198 # CHECK-INST: vssrl.vv v8, v4, v20
  199 # CHECK-ENCODING: [0x57,0x04,0x4a,0xaa]
  200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  201 # CHECK-UNKNOWN: 57 04 4a aa <unknown>
  202
  203 vssrl.vx v8, v4, a0, v0.t
  204 # CHECK-INST: vssrl.vx v8, v4, a0, v0.t
  205 # CHECK-ENCODING: [0x57,0x44,0x45,0xa8]
  206 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  207 # CHECK-UNKNOWN: 57 44 45 a8 <unknown>
  208
  209 vssrl.vx v8, v4, a0
  210 # CHECK-INST: vssrl.vx v8, v4, a0
  211 # CHECK-ENCODING: [0x57,0x44,0x45,0xaa]
  212 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  213 # CHECK-UNKNOWN: 57 44 45 aa <unknown>
  214
  215 vssrl.vi v8, v4, 31, v0.t
  216 # CHECK-INST: vssrl.vi v8, v4, 31, v0.t
  217 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xa8]
  218 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  219 # CHECK-UNKNOWN: 57 b4 4f a8 <unknown>
  220
  221 vssrl.vi v8, v4, 31
  222 # CHECK-INST: vssrl.vi v8, v4, 31
  223 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xaa]
      # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  225 # CHECK-UNKNOWN: 57 b4 4f aa <unknown>
  226
  227 vssra.vv v8, v4, v20, v0.t
  228 # CHECK-INST: vssra.vv v8, v4, v20, v0.t
  229 # CHECK-ENCODING: [0x57,0x04,0x4a,0xac]
  230 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  231
       # CHECK-UNKNOWN: 57 04 4a ac <unknown>
  232
Your browser timezone setting differs from
                                      v20
the timezone setting in your profile, click to
                                      4a,0xae]
reconcile.
                                      ires the following: 'V' (Vector Instructions)
  237 # CHECK-UNKNOWN: 57 04 4a ae <unknown>
```

```
238
239 vssra.vx v8, v4, a0, v0.t
240 # CHECK-INST: vssra.vx v8, v4, a0, v0.t
    # CHECK-ENCODING: [0x57,0x44,0x45,0xac]
242 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
243 # CHECK-UNKNOWN: 57 44 45 ac <unknown>
244
245 vssra.vx v8, v4, a0
246 # CHECK-INST: vssra.vx v8, v4, a0
247 # CHECK-ENCODING: [0x57,0x44,0x45,0xae]
248
    # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
249 # CHECK-UNKNOWN: 57 44 45 ae <unknown>
250
251 vssra.vi v8, v4, 31, v0.t
252 # CHECK-INST: vssra.vi v8, v4, 31, v0.t
253 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xac]
254 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
255 # CHECK-UNKNOWN: 57 b4 4f ac <unknown>
256
257 vssra.vi v8, v4, 31
258 # CHECK-INST: vssra.vi v8, v4, 31
259 # CHECK-ENCODING: [0x57,0xb4,0x4f,0xae]
260 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
261 # CHECK-UNKNOWN: 57 b4 4f ae <unknown>
```

## **☐** Ilvm/test/MC/RISCV/rvv/sign-injection.s

**■ View Options** 

```
This file was added.
     1 | # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v --mattr=+f < %s \
                      | FileCheck %s --check-prefixes=CHECK-ENCODING, CHECK-INST
     3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
        # RUN:
                      | FileCheck %s --check-prefix=CHECK-ERROR
     5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
                      | llvm-objdump -d --mattr=+experimental-v --mattr=+f - \
     6 # RUN:
                      | FileCheck %s --check-prefix=CHECK-INST
       # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v --mattr=+f < %s \
     9 # RUN:
                      10
    11 vfsgnj.vv v8, v4, v20, v0.t
    12 # CHECK-INST: vfsgnj.vv v8, v4, v20, v0.t
    13 # CHECK-ENCODING: [0x57,0x14,0x4a,0x20]
     14 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
         (Vector Instructions)
    15 # CHECK-UNKNOWN: 57 14 4a 20 <unknown>
    17 vfsgnj.vv v8, v4, v20
    18 # CHECK-INST: vfsgnj.vv v8, v4, v20
     19 # CHECK-ENCODING: [0x57,0x14,0x4a,0x22]
     20 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
        (Vector Instructions)
    21 # CHECK-UNKNOWN: 57 14 4a 22 <unknown>
     22
     23 vfsgnj.vf v8, v4, fa0, v0.t
     24 # CHECK-INST: vfsgnj.vf v8, v4, fa0, v0.t
        # CHECK_ENCODING · [0V57 0V54 0V45,0X20]
                                       ires the following: 'F' (Single-Precision Floating-Point), 'V'
 Your browser timezone setting differs from
 the timezone setting in your profile, click to
                                       nknown>
 reconcile.
```

29 vfsgnj.vf v8, v4, fa0

```
30 # CHECK-INST: vfsgnj.vf v8, v4, fa0
   31 # CHECK-ENCODING: [0x57,0x54,0x45,0x22]
   32 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   33 # CHECK-UNKNOWN: 57 54 45 22 <unknown>
   34
   35 vfsgnjn.vv v8, v4, v20, v0.t
   36 # CHECK-INST: vfsgnjn.vv v8, v4, v20, v0.t
   37 # CHECK-ENCODING: [0x57,0x14,0x4a,0x24]
   38 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   39 # CHECK-UNKNOWN: 57 14 4a 24 <unknown>
   40
   41 vfsgnjn.vv v8, v4, v20
   42 # CHECK-INST: vfsgnjn.vv v8, v4, v20
   43 # CHECK-ENCODING: [0x57,0x14,0x4a,0x26]
   44 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   45 # CHECK-UNKNOWN: 57 14 4a 26 <unknown>
   46
   47 vfsgnjn.vf v8, v4, fa0, v0.t
   48 # CHECK-INST: vfsgnjn.vf v8, v4, fa0, v0.t
   49 # CHECK-ENCODING: [0x57,0x54,0x45,0x24]
   50 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 54 45 24 <unknown>
   52
   53 vfsgnjn.vf v8, v4, fa0
   54 # CHECK-INST: vfsgnjn.vf v8, v4, fa0
   55 # CHECK-ENCODING: [0x57,0x54,0x45,0x26]
   56 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 54 45 26 <unknown>
   58
   59 vfsgnjx.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vfsgnjx.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x14,0x4a,0x28]
   62 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 14 4a 28 <unknown>
   64
   65 vfsgnjx.vv v8, v4, v20
   66 # CHECK-INST: vfsgnjx.vv v8, v4, v20
   67 # CHECK-ENCODING: [0x57,0x14,0x4a,0x2a]
   68 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 14 4a 2a <unknown>
   70
   71 vfsgnjx.vf v8, v4, fa0, v0.t
   72 # CHECK-INST: vfsgnjx.vf v8, v4, fa0, v0.t
   73 # CHECK-ENCODING: [0x57,0x54,0x45,0x28]
   74 # CHECK-ERROR: instruction requires the following: 'F' (Single-Precision Floating-Point), 'V'
       (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 54 45 28 <unknown>
   76
   77 vfsgnjx.vf v8, v4, fa0
   78 # CHECK-INST: vfsgnjx.vf v8, v4, fa0
                                      45,0x2a]
Your browser timezone setting differs from
                                      ires the following: 'F' (Single-Precision Floating-Point), 'V'
the timezone setting in your profile, click to
reconcile.
                                      nknown>
```

## **Ilvm/test/MC/RISCV/rvv/snippet.s Ilvm/test/MC/RISCV/rvv/snippet.s**

**■ View Options** 

This file was added.

```
1 ## A snippet from https://github.com/riscv/riscv-v-spec.
 2
 3 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
 4 # RUN: | llvm-objdump -d --mattr=+experimental-v - \
   # RUN: | FileCheck %s --check-prefix=CHECK-INST
 6
 7
   loop:
8
       vsetvli a3, a0, e16,m4 # vtype = 16-bit integer vectors
9
   # CHECK-INST: d7 76 65 00
                               vsetvli a3, a0, e16,m4
                              # Get 16b vector
10
       vlh.v v4, (a1)
11 # CHECK-INST: 07 d2 05 12 vlh.v v4, (a1)
                              # Multiply length by two bytes/element
       slli t1, a3, 1
12
13
   # CHECK-INST: 13 93 16 00
                               slli
                                        t1, a3, 1
14
       add a1, a1, t1
                               # Bump pointer
15 # CHECK-INST: b3 85 65 00
                              add
                                       a1, a1, t1
       vwmul.vx v8, v4, x10
16
                               # 32b in <v8--v15>
17
   # CHECK-INST: 57 64 45 ee
                               vwmul.vx
                                               v8, v4, a0
18
19
       vsetvli x0, a0, e32,m8 # Operate on 32b values
20
   # CHECK-INST: 57 70 b5 00
                               vsetvli zero, a0, e32,m8
21
       vsrl.vi v8, v8, 3
22 # CHECK-INST: 57 b4 81 a2 vsrl.vi v8, v8, 3
                              # Store vector of 32b
23
       vsw.v v8, (a2)
24
   # CHECK-INST: 27 64 06 02
                               VSW.V
                                       v8, (a2)
25
                              # Multiply length by four bytes/element
       slli t1, a3, 2
26 # CHECK-INST: 13 93 26 00 slli
                                        t1, a3, 2
27
       add a2, a2, t1
                               # Bump pointer
28
   # CHECK-INST: 33 06 66 00
                               add
                                        a2, a2, t1
29
       sub a0, a0, a3
                               # Decrement count
30 # CHECK-INST: 33 05 d5 40
                               sub
                                        a0, a0, a3
31
       bnez a0, loop
                               # Any more?
32 # CHECK-INST: e3 1a 05 fc
                                bnez
                                        a0, -44
```

# **Ilvm/test/MC/RISCV/rvv/store.s**

**■ View Options** 

This file was added.

```
1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                   | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    6 # RUN:
                   | llvm-objdump -d --mattr=+experimental-v - \
    7
      # RUN:
                    | FileCheck %s --check-prefix=CHECK-INST
   8
      # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
   9
                   10
   11 vsb.v v24, (a0), v0.t
   12 # CHECK-INST: vsb.v v24, (a0), v0.t
                                    05,0x00]
Your browser timezone setting differs from
                                    ires the following: 'V' (Vector Instructions)
the timezone setting in your profile, click to
                                    nknown>
```

17 vsb.v v24, (a0)

reconcile.

```
18 # CHECK-INST: vsb.v v24, (a0)
   19 # CHECK-ENCODING: [0x27,0x0c,0x05,0x02]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 27 0c 05 02 <unknown>
   22
   23 vsh.v v24, (a0), v0.t
   24 # CHECK-INST: vsh.v v24, (a0), v0.t
   25 # CHECK-ENCODING: [0x27,0x5c,0x05,0x00]
   26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   27 # CHECK-UNKNOWN: 27 5c 05 00 <unknown>
   29 vsh.v v24, (a0)
   30 # CHECK-INST: vsh.v v24, (a0)
   31 # CHECK-ENCODING: [0x27,0x5c,0x05,0x02]
   32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   33 # CHECK-UNKNOWN: 27 5c 05 02 <unknown>
   34
   35 vsw.v v24, (a0), v0.t
   36 # CHECK-INST: vsw.v v24, (a0), v0.t
   37 # CHECK-ENCODING: [0x27,0x6c,0x05,0x00]
   38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   39 # CHECK-UNKNOWN: 27 6c 05 00 <unknown>
   40
   41 vsw.v v24, (a0)
   42 # CHECK-INST: vsw.v v24, (a0)
   43 # CHECK-ENCODING: [0x27,0x6c,0x05,0x02]
   44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   45 # CHECK-UNKNOWN: 27 6c 05 02 <unknown>
   46
   47 vse.v v24, (a0), v0.t
   48 # CHECK-INST: vse.v v24, (a0), v0.t
   49 # CHECK-ENCODING: [0x27,0x7c,0x05,0x00]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 27 7c 05 00 <unknown>
   52
   53 vse.v v24, (a0)
   54 # CHECK-INST: vse.v v24, (a0)
   55 # CHECK-ENCODING: [0x27,0x7c,0x05,0x02]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 27 7c 05 02 <unknown>
   58
   59 vssb.v v24, (a0), a1, v0.t
   60 # CHECK-INST: vssb.v v24, (a0), a1, v0.t
   61 # CHECK-ENCODING: [0x27,0x0c,0xb5,0x08]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 27 0c b5 08 <unknown>
   64
   65 vssb.v v24, (a0), a1
   66 # CHECK-INST: vssb.v v24, (a0), a1
   67 # CHECK-ENCODING: [0x27,0x0c,0xb5,0x0a]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 27 Oc b5 Oa <unknown>
   70
   71 vssh.v v24, (a0), a1, v0.t
   72 # CHECK-INST: vssh.v v24, (a0), a1, v0.t
   73 # CHECK-ENCODING: [0x27,0x5c,0xb5,0x08]
                                      ires the following: 'V' (Vector Instructions)
Your browser timezone setting differs from
                                      nknown>
the timezone setting in your profile, click to
reconcile.
   78 # CHECK-INST: vssh.v v24, (a0), a1
```

```
79 # CHECK-ENCODING: [0x27,0x5c,0xb5,0x0a]
   80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 27 5c b5 0a <unknown>
   82
   83 vssw.v v24, (a0), a1, v0.t
   84 # CHECK-INST: vssw.v v24, (a0), a1, v0.t
   85 # CHECK-ENCODING: [0x27,0x6c,0xb5,0x08]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 27 6c b5 08 <unknown>
   88
   89 vssw.v v24, (a0), a1
   90 # CHECK-INST: vssw.v v24, (a0), a1
   91 # CHECK-ENCODING: [0x27,0x6c,0xb5,0x0a]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 27 6c b5 0a <unknown>
   94
   95 vsse.v v24, (a0), a1, v0.t
   96 # CHECK-INST: vsse.v v24, (a0), a1, v0.t
   97 # CHECK-ENCODING: [0x27,0x7c,0xb5,0x08]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 27 7c b5 08 <unknown>
  100
  101 vsse.v v24, (a0), a1
  102 # CHECK-INST: vsse.v v24, (a0), a1
  103 # CHECK-ENCODING: [0x27,0x7c,0xb5,0x0a]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  105 # CHECK-UNKNOWN: 27 7c b5 0a <unknown>
  106
  107 vsxb.v v24, (a0), v4, v0.t
  108 # CHECK-INST: vsxb.v v24, (a0), v4, v0.t
  109 # CHECK-ENCODING: [0x27,0x0c,0x45,0x0c]
  110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 27 0c 45 0c <unknown>
  112
  113 vsxb.v v24, (a0), v4
  114 # CHECK-INST: vsxb.v v24, (a0), v4
  115 # CHECK-ENCODING: [0x27,0x0c,0x45,0x0e]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 27 Oc 45 Oe <unknown>
  118
  119 vsxh.v v24, (a0), v4, v0.t
  120 # CHECK-INST: vsxh.v v24, (a0), v4, v0.t
  121 # CHECK-ENCODING: [0x27,0x5c,0x45,0x0c]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 27 5c 45 0c <unknown>
  124
  125 vsxh.v v24, (a0), v4
  126 # CHECK-INST: vsxh.v v24, (a0), v4
  127 # CHECK-ENCODING: [0x27,0x5c,0x45,0x0e]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 27 5c 45 0e <unknown>
  130
  131 vsxw.v v24, (a0), v4, v0.t
  132 # CHECK-INST: vsxw.v v24, (a0), v4, v0.t
  133 # CHECK-ENCODING: [0x27,0x6c,0x45,0x0c]
  134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
  139 # CHECK-ENCODING: [0x27,0x6c,0x45,0x0e]
```

```
140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 27 6c 45 0e <unknown>
  142
  143 vsxe.v v24, (a0), v4, v0.t
  144 # CHECK-INST: vsxe.v v24, (a0), v4, v0.t
  145 # CHECK-ENCODING: [0x27,0x7c,0x45,0x0c]
  146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 27 7c 45 0c <unknown>
  149 vsxe.v v24, (a0), v4
  150 # CHECK-INST: vsxe.v v24, (a0), v4
  151 # CHECK-ENCODING: [0x27,0x7c,0x45,0x0e]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 27 7c 45 0e <unknown>
  154
  155 vsuxb.v v24, (a0), v4, v0.t
  156 # CHECK-INST: vsuxb.v v24, (a0), v4, v0.t
  157 # CHECK-ENCODING: [0x27,0x0c,0x45,0x1c]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 27 0c 45 1c <unknown>
  160
  161 vsuxb.v v24, (a0), v4
  162 # CHECK-INST: vsuxb.v v24, (a0), v4
  163 # CHECK-ENCODING: [0x27,0x0c,0x45,0x1e]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 27 0c 45 1e <unknown>
  166
  167 vsuxh.v v24, (a0), v4, v0.t
  168 # CHECK-INST: vsuxh.v v24, (a0), v4, v0.t
  169 # CHECK-ENCODING: [0x27,0x5c,0x45,0x1c]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  171 # CHECK-UNKNOWN: 27 5c 45 1c <unknown>
  172
  173 vsuxh.v v24, (a0), v4
  174 # CHECK-INST: vsuxh.v v24, (a0), v4
  175 # CHECK-ENCODING: [0x27,0x5c,0x45,0x1e]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  177 # CHECK-UNKNOWN: 27 5c 45 1e <unknown>
  178
  179 vsuxw.v v24, (a0), v4, v0.t
  180 # CHECK-INST: vsuxw.v v24, (a0), v4, v0.t
  181 # CHECK-ENCODING: [0x27,0x6c,0x45,0x1c]
  182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  183 # CHECK-UNKNOWN: 27 6c 45 1c <unknown>
  184
  185 vsuxw.v v24, (a0), v4
  186 # CHECK-INST: vsuxw.v v24, (a0), v4
  187 # CHECK-ENCODING: [0x27,0x6c,0x45,0x1e]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  189 # CHECK-UNKNOWN: 27 6c 45 1e <unknown>
  190
  191 vsuxe.v v24, (a0), v4, v0.t
  192 # CHECK-INST: vsuxe.v v24, (a0), v4, v0.t
  193 # CHECK-ENCODING: [0x27,0x7c,0x45,0x1c]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 27 7c 45 1c <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       v4
reconcile.
                                      45,0x1e]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
# CHECK-UNKNOWN: 27 7c 45 1e <unknown>
202
203 vs1r.v v24, (a0)
204 # CHECK-INST: vs1r.v v24, (a0)
205 # CHECK-ENCODING: [0x27,0x7c,0x85,0x02]
206 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
207 # CHECK-UNKNOWN: 27 7c 85 02 <unknown>
```

### **■ Ilvm/test/MC/RISCV/rvv/sub.s**

**■ View Options** 

```
This file was added.
     1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
     3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
     4 # RUN:
                     | FileCheck %s --check-prefix=CHECK-ERROR
     5 # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     | llvm-objdump -d --mattr=+experimental-v - \
     6 # RUN:
     7 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
     8 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     10
    11 vsub.vv v8, v4, v20, v0.t
    12 # CHECK-INST: vsub.vv v8, v4, v20, v0.t
    13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x08]
    14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    15 # CHECK-UNKNOWN: 57 04 4a 08 <unknown>
    16
    17 vsub.vv v8, v4, v20
    18 # CHECK-INST: vsub.vv v8, v4, v20
    19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x0a]
     20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    21 # CHECK-UNKNOWN: 57 04 4a 0a <unknown>
    22
    23 vsub.vx v8, v4, a0, v0.t
     24 # CHECK-INST: vsub.vx v8, v4, a0, v0.t
     25 # CHECK-ENCODING: [0x57,0x44,0x45,0x08]
    26 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
     27 # CHECK-UNKNOWN: 57 44 45 08 <unknown>
     28
     29 vsub.vx v8, v4, a0
     30 # CHECK-INST: vsub.vx v8, v4, a0
     31 # CHECK-ENCODING: [0x57,0x44,0x45,0x0a]
     32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    33 # CHECK-UNKNOWN: 57 44 45 0a <unknown>
     34
     35 vrsub.vx v8, v4, a0, v0.t
     36 # CHECK-INST: vrsub.vx v8, v4, a0, v0.t
    37 # CHECK-ENCODING: [0x57,0x44,0x45,0x0c]
     38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    39 # CHECK-UNKNOWN: 57 44 45 0c <unknown>
    40
    41 vrsub.vx v8, v4, a0
    42 # CHECK-INST: vrsub.vx v8, v4, a0
    43 # CHECK-ENCODING: [0x57,0x44,0x45,0x0e]
                                      res the following: 'V' (Vector Instructions)
 Your browser timezone setting differs from
                                       nknown>
 the timezone setting in your profile, click to
 reconcile.
     48 # CHECK-INST: vrsub.vi v8, v4, 15, v0.t
```

```
49 # CHECK-ENCODING: [0x57,0xb4,0x47,0x0c]
   50 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   51 # CHECK-UNKNOWN: 57 b4 47 0c <unknown>
   52
   53 vrsub.vi v8, v4, 15
   54 # CHECK-INST: vrsub.vi v8, v4, 15
   55 # CHECK-ENCODING: [0x57,0xb4,0x47,0x0e]
   56 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   57 # CHECK-UNKNOWN: 57 b4 47 0e <unknown>
   58
   59 vwsubu.vv v8, v4, v20, v0.t
   60 # CHECK-INST: vwsubu.vv v8, v4, v20, v0.t
   61 # CHECK-ENCODING: [0x57,0x24,0x4a,0xc8]
   62 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   63 # CHECK-UNKNOWN: 57 24 4a c8 <unknown>
   64
   65 vwsubu.vv v8, v4, v20
   66 # CHECK-INST: vwsubu.vv v8, v4, v20
   67 # CHECK-ENCODING: [0x57,0x24,0x4a,0xca]
   68 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   69 # CHECK-UNKNOWN: 57 24 4a ca <unknown>
   70
   71 vwsubu.vx v8, v4, a0, v0.t
   72 # CHECK-INST: vwsubu.vx v8, v4, a0, v0.t
   73 # CHECK-ENCODING: [0x57,0x64,0x45,0xc8]
   74 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   75 # CHECK-UNKNOWN: 57 64 45 c8 <unknown>
   76
   77 vwsubu.vx v8, v4, a0
   78 # CHECK-INST: vwsubu.vx v8, v4, a0
   79 # CHECK-ENCODING: [0x57,0x64,0x45,0xca]
   80 | # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   81 # CHECK-UNKNOWN: 57 64 45 ca <unknown>
   82
   83 vwsub.vv v8, v4, v20, v0.t
   84 # CHECK-INST: vwsub.vv v8, v4, v20, v0.t
   85 # CHECK-ENCODING: [0x57,0x24,0x4a,0xcc]
   86 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   87 # CHECK-UNKNOWN: 57 24 4a cc <unknown>
   88
   89 vwsub.vv v8, v4, v20
   90 # CHECK-INST: vwsub.vv v8, v4, v20
   91 # CHECK-ENCODING: [0x57,0x24,0x4a,0xce]
   92 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   93 # CHECK-UNKNOWN: 57 24 4a ce <unknown>
   94
   95 vwsub.vx v8, v4, a0, v0.t
   96 # CHECK-INST: vwsub.vx v8, v4, a0, v0.t
   97 # CHECK-ENCODING: [0x57,0x64,0x45,0xcc]
   98 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   99 # CHECK-UNKNOWN: 57 64 45 cc <unknown>
  100
  101 vwsub.vx v8, v4, a0
  102 # CHECK-INST: vwsub.vx v8, v4, a0
  103 # CHECK-ENCODING: [0x57,0x64,0x45,0xce]
  104 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
                                      nknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
reconcile.
                                       v20, v0.t
  109 # CHECK-ENCODING: [0x57,0x24,0x4a,0xd8]
```

```
110 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  111 # CHECK-UNKNOWN: 57 24 4a d8 <unknown>
  112
  113 vwsubu.wv v8, v4, v20
  114 # CHECK-INST: vwsubu.wv v8, v4, v20
  115 # CHECK-ENCODING: [0x57,0x24,0x4a,0xda]
  116 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  117 # CHECK-UNKNOWN: 57 24 4a da <unknown>
  118
  119 vwsubu.wx v8, v4, a0, v0.t
  120 # CHECK-INST: vwsubu.wx v8, v4, a0, v0.t
  121 # CHECK-ENCODING: [0x57,0x64,0x45,0xd8]
  122 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  123 # CHECK-UNKNOWN: 57 64 45 d8 <unknown>
  124
  125 vwsubu.wx v8, v4, a0
  126 # CHECK-INST: vwsubu.wx v8, v4, a0
  127 # CHECK-ENCODING: [0x57,0x64,0x45,0xda]
  128 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  129 # CHECK-UNKNOWN: 57 64 45 da <unknown>
  130
  131 vwsub.wv v8, v4, v20, v0.t
  132 # CHECK-INST: vwsub.wv v8, v4, v20, v0.t
  133 # CHECK-ENCODING: [0x57,0x24,0x4a,0xdc]
  134 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  135 # CHECK-UNKNOWN: 57 24 4a dc <unknown>
  136
  137 vwsub.wv v8, v4, v20
  138 # CHECK-INST: vwsub.wv v8, v4, v20
  139 # CHECK-ENCODING: [0x57,0x24,0x4a,0xde]
  140 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  141 # CHECK-UNKNOWN: 57 24 4a de <unknown>
  142
  143 vwsub.wx v8, v4, a0, v0.t
  144 # CHECK-INST: vwsub.wx v8, v4, a0, v0.t
  145 # CHECK-ENCODING: [0x57,0x64,0x45,0xdc]
  146 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  147 # CHECK-UNKNOWN: 57 64 45 dc <unknown>
  148
  149 vwsub.wx v8, v4, a0
  150 # CHECK-INST: vwsub.wx v8, v4, a0
  151 # CHECK-ENCODING: [0x57,0x64,0x45,0xde]
  152 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  153 # CHECK-UNKNOWN: 57 64 45 de <unknown>
  154
  155 vsbc.vvm v8, v4, v20, v0
  156 # CHECK-INST: vsbc.vvm v8, v4, v20, v0
  157 # CHECK-ENCODING: [0x57,0x04,0x4a,0x48]
  158 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  159 # CHECK-UNKNOWN: 57 04 4a 48 <unknown>
  160
  161 vsbc.vxm v8, v4, a0, v0
  162 # CHECK-INST: vsbc.vxm v8, v4, a0, v0
  163 # CHECK-ENCODING: [0x57,0x44,0x45,0x48]
  164 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  165 # CHECK-UNKNOWN: 57 44 45 48 <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       v20, v0
reconcile.
                                      4a,0x4c]
  170 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
```

```
171 # CHECK-UNKNOWN: 57 04 4a 4c <unknown>
  172
  173 vmsbc.vxm v8, v4, a0, v0
  174 # CHECK-INST: vmsbc.vxm v8, v4, a0, v0
  175 # CHECK-ENCODING: [0x57,0x44,0x45,0x4c]
  176 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  177 # CHECK-UNKNOWN: 57 44 45 4c <unknown>
  178
  179 vmsbc.vv v8, v4, v20
  180 # CHECK-INST: vmsbc.vv v8, v4, v20
  181 # CHECK-ENCODING: [0x57,0x04,0x4a,0x4e]
  182 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  183 # CHECK-UNKNOWN: 57 04 4a 4e <unknown>
  184
  185 vmsbc.vx v8, v4, a0
  186 # CHECK-INST: vmsbc.vx v8, v4, a0
  187 # CHECK-ENCODING: [0x57,0x44,0x45,0x4e]
  188 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
       # CHECK-UNKNOWN: 57 44 45 4e <unknown>
  189
  190
  191 vssubu.vv v8, v4, v20, v0.t
  192 # CHECK-INST: vssubu.vv v8, v4, v20, v0.t
  193 # CHECK-ENCODING: [0x57,0x04,0x4a,0x88]
  194 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  195 # CHECK-UNKNOWN: 57 04 4a 88 <unknown>
  196
  197 vssubu.vv v8, v4, v20
  198 # CHECK-INST: vssubu.vv v8, v4, v20
  199 # CHECK-ENCODING: [0x57,0x04,0x4a,0x8a]
  200 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  201 # CHECK-UNKNOWN: 57 04 4a 8a <unknown>
  202
  203 vssubu.vx v8, v4, a0, v0.t
  204 # CHECK-INST: vssubu.vx v8, v4, a0, v0.t
  205 # CHECK-ENCODING: [0x57,0x44,0x45,0x88]
  206 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  207 # CHECK-UNKNOWN: 57 44 45 88 <unknown>
  208
  209 vssubu.vx v8, v4, a0
  210 # CHECK-INST: vssubu.vx v8, v4, a0
  211 # CHECK-ENCODING: [0x57,0x44,0x45,0x8a]
  212 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  213 # CHECK-UNKNOWN: 57 44 45 8a <unknown>
  214
  215 vssub.vv v8, v4, v20, v0.t
  216 # CHECK-INST: vssub.vv v8, v4, v20, v0.t
  217 # CHECK-ENCODING: [0x57,0x04,0x4a,0x8c]
       # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  219 # CHECK-UNKNOWN: 57 04 4a 8c <unknown>
  220
  221 vssub.vv v8, v4, v20
  222 # CHECK-INST: vssub.vv v8, v4, v20
  223 # CHECK-ENCODING: [0x57,0x04,0x4a,0x8e]
  224 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
  225
       # CHECK-UNKNOWN: 57 04 4a 8e <unknown>
  226
Your browser timezone setting differs from
                                      a0, v0.t
the timezone setting in your profile, click to
                                      45,0x8c]
reconcile.
                                      ires the following: 'V' (Vector Instructions)
  231 # CHECK-UNKNOWN: 57 44 45 8c <unknown>
```

```
232
233 vssub.vx v8, v4, a0
234 # CHECK-INST: vssub.vx v8, v4, a0
235 # CHECK-ENCODING: [0x57,0x44,0x45,0x8e]
236 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
237 # CHECK-UNKNOWN: 57 44 45 8e <unknown>
238
239 vasub.vv v8, v4, v20, v0.t
240 # CHECK-INST: vasub.vv v8, v4, v20, v0.t
241 # CHECK-ENCODING: [0x57,0x24,0x4a,0x2c]
242 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
243 # CHECK-UNKNOWN: 57 24 4a 2c <unknown>
244
245 vasub.vv v8, v4, v20
246 # CHECK-INST: vasub.vv v8, v4, v20
247 # CHECK-ENCODING: [0x57,0x24,0x4a,0x2e]
248 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
249 # CHECK-UNKNOWN: 57 24 4a 2e <unknown>
250
251 vasub.vx v8, v4, a0, v0.t
252 # CHECK-INST: vasub.vx v8, v4, a0, v0.t
253 # CHECK-ENCODING: [0x57,0x64,0x45,0x2c]
254 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
255 # CHECK-UNKNOWN: 57 64 45 2c <unknown>
256
257 vasub.vx v8, v4, a0
258 # CHECK-INST: vasub.vx v8, v4, a0
259 # CHECK-ENCODING: [0x57,0x64,0x45,0x2e]
260 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
261 # CHECK-UNKNOWN: 57 64 45 2e <unknown>
262
263 vasubu.vv v8, v4, v20, v0.t
264 # CHECK-INST: vasubu.vv v8, v4, v20, v0.t
265 # CHECK-ENCODING: [0x57,0x24,0x4a,0x28]
266 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
267 # CHECK-UNKNOWN: 57 24 4a 28 <unknown>
268
269 vasubu.vv v8, v4, v20
270 # CHECK-INST: vasubu.vv v8, v4, v20
271 # CHECK-ENCODING: [0x57,0x24,0x4a,0x2a]
    # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
272
273 # CHECK-UNKNOWN: 57 24 4a 2a <unknown>
274
275 vasubu.vx v8, v4, a0, v0.t
276 # CHECK-INST: vasubu.vx v8, v4, a0, v0.t
277 # CHECK-ENCODING: [0x57,0x64,0x45,0x28]
278 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
    # CHECK-UNKNOWN: 57 64 45 28 <unknown>
279
280
281 vasubu.vx v8, v4, a0
282 # CHECK-INST: vasubu.vx v8, v4, a0
283 # CHECK-ENCODING: [0x57,0x64,0x45,0x2a]
284 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
285 # CHECK-UNKNOWN: 57 64 45 2a <unknown>
```

### **■ Ilvm/test/MC/RISCV/rvv/vsetvl.s**

**■ View Options** 

Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.

1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \

### kito-cheng

**Not Done** 



Add a testcase for vsetv1i a2, a0, e32, spec say LMUL can be omitted and default to m1[1], and need negative testcase would be better, e.g. feed e31 and m3.

[1] https://riscv.github.io/documents/riscv-v-spec/#\_vsetvlivsetvl\_instructions

```
vsetvli a2, a0, e32,m4

the Check-Inst: vsetvli a2, a0, e32,m4

the Check-Encoding: [0x57,0x76,0xa5,0x00]

the Check-Error instruction requires the following: 'V' (Vector Instructions)

the Check-Unknown: 57 76 a5 00 <unknown>

vsetvl a2, a0, a1

the Check-Inst: vsetvl a2, a0, a1

the Check-Encoding: [0x57,0x76,0xb5,0x80]

the Check-Error instruction requires the following: 'V' (Vector Instructions)

the Check-Unknown: 57 76 b5 80 <unknown>
```


## ■ Ilvm/test/MC/RISCV/rvv/xor.s

**■ View Options** 

This file was added.

```
1 # RUN: llvm-mc -triple=riscv64 -show-encoding --mattr=+experimental-v < %s \
                     | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
    3 # RUN: not llvm-mc -triple=riscv64 -show-encoding < %s 2>&1 \
                     | FileCheck %s --check-prefix=CHECK-ERROR
    5 | # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
                     | llvm-objdump -d --mattr=+experimental-v - \
    6 # RUN:
    7 # RUN:
                     | FileCheck %s --check-prefix=CHECK-INST
       # RUN: llvm-mc -triple=riscv64 -filetype=obj --mattr=+experimental-v < %s \
    9 # RUN:
                     | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
   10
   11 vxor.vv v8, v4, v20, v0.t
   12 # CHECK-INST: vxor.vv v8, v4, v20, v0.t
   13 # CHECK-ENCODING: [0x57,0x04,0x4a,0x2c]
   14 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   15 # CHECK-UNKNOWN: 57 04 4a 2c <unknown>
   16
   17 vxor.vv v8, v4, v20
   18 # CHECK-INST: vxor.vv v8, v4, v20
   19 # CHECK-ENCODING: [0x57,0x04,0x4a,0x2e]
   20 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
   21 # CHECK-UNKNOWN: 57 04 4a 2e <unknown>
Your browser timezone setting differs from
the timezone setting in your profile, click to
                                       0, v0.t
reconcile.
                                       45,0x2c]
      <del>| # снеск-еккок: instruction requ</del>ires the following: 'V' (Vector Instructions)
```

```
27 # CHECK-UNKNOWN: 57 44 45 2c <unknown>
28
29 vxor.vx v8, v4, a0
30 # CHECK-INST: vxor.vx v8, v4, a0
31 # CHECK-ENCODING: [0x57,0x44,0x45,0x2e]
32 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
33 # CHECK-UNKNOWN: 57 44 45 2e <unknown>
34
35 vxor.vi v8, v4, 15, v0.t
36 # CHECK-INST: vxor.vi v8, v4, 15, v0.t
37 # CHECK-ENCODING: [0x57,0xb4,0x47,0x2c]
38 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
39 # CHECK-UNKNOWN: 57 b4 47 2c <unknown>
40
41 vxor.vi v8, v4, 15
42 # CHECK-INST: vxor.vi v8, v4, 15
43 # CHECK-ENCODING: [0x57,0xb4,0x47,0x2e]
44 # CHECK-ERROR: instruction requires the following: 'V' (Vector Instructions)
45 # CHECK-UNKNOWN: 57 b4 47 2e <unknown>
```



Your browser timezone setting differs from the timezone setting in your profile, click to reconcile.