

ECE4810J SYSTEM-ON-CHIP (SOC) DESIGN

Topic 7.2

ASIC Design Flow II

Xinfei Guo xinfei.guo@sjtu.edu.cn


November 4th, 2021

T7 learning goals

- How to design a Chip (SoC) from concept to silicon?
 - Full design flow from RTL to Layout
 - How to make decisions at each step

```
module PE (clock, R, S1, S2, S1S2mux, newDist, Accumulate, Rpipe);
input clock;
input [7:0] R, S1, S2;// memory inputs
input S1S2mux, newDist:// control inputs
output [7:0] Accumulate, Rpipe;
reg [7:0] Accumulate, AccumulateIn, Difference, Rpipe;
         Carry;
always @(posedge clock) Rpipe <= R;
always @(posedge clock) Accumulate <= AccumulateIn;
always @(R or S1 or S2 or S1S2mux or newDist or Accumulate)
 begin // capture behavior of logic
  difference = R - S1S2mux ? S1 : S2;
  if (difference < 0) difference = 0 - difference;
// absolute subtraction
   {Carry, AccumulateIn} = Accumulate + difference;
   if (Carry == 1) AccumulateIn = 8'hFF;// saturated
   if (newDist == 1) AccumulateIn = difference;
// starting new Distortion calculation
endmodule
```





Motion Estimator Processing Element (PE).


RTL

Layout



Fabless semiconductor company model

- Company does design only. Fab performed by another company (e.g. TSMC, UMC, Global Foundry, STMicron, SMIC).
- Back-end (place and route, etc.) might be performed at that company or with their assistance





Digital IC Design Flow

Need tools! Electronic Design Specification Automation (EDA) Tools Cell description coding (RTL) **Description simulation** Logic Simulation Logic Synthesis Synthesis tool Formal Verification (RTL Verification tool Vs Gate level circuit) Pre-layout STA Timing STA tool OK? yes Floorplanning, Physical synthesis tool Placement & Routing Formal Verification Verification tool (Layout Vs.Synthesized Netlist) no STA tool Post-layout STA Timing OK? yes Finished design




source: Synopsys

Formal Verification

Are they equal?




Verification in the Design Flow






Traditional IC Simulation






Formal Verification

- Formal verification checks whether two designs are functionally equivalent or not
- Its purpose is to detect unexpected differences that may have been introduced into a design during development





Formal Verification





Key Concepts

- Main concepts in Formality are
 - Compare Point
 - Primary output of a circuit
 - Registers within a circuit
 - Input to black boxes within a circuit
 - Logic Cone
 - A block of combinational logic which drives a compare point

Equivalent Checking Verification Process

Equivalence checking is a four-phase process

- Reading and elaborating language descriptions into logical representations
- Setting up prompt for verification
- Mapping of corresponding compare points between pair of designs (matching)
- Comparison of logic cones that drive the compare points (verification)

Example: Input Files of Formality (Synopsys)


Formality supports following input formats:

Input formats	Options
Verilog (synthesizable subset)	- read_verilog
Verilog (simulation libraries)	- read_verilog -vcs
VHDL (synthesizable subset)	- read_vhdl
EDIF	- read_edif
Synopsys binary files	- read_db, read_ddc, read_mdb (*)



Source: Synopsys


Formality Flow Overview





Match (Matching Compare Points)


Process of aligning compare points between two designs





Debug

 Debugging is part of the process where verification results are used to pinpoint either failing or inconclusive results. During the debug step the user may determine where and possibly why the results were unsuccessful






Debug (2)

```
_ | | ×
                                                   Implementation Source Browser
                Reference Source Browser
                                                             File Edit View Window
File Edit View Window
 A A A
                                                              Johnson count n.v
 Johnson_count.v
 module Johnson_count(clk, r, out);
                                                              12 module Johnson_count (out , r , clk );
 2 parameter size=7;
                                                              13 | output [0:7] out ;
     input clk;
                                                              14
                                                                  input r;
     input r;
                                                              15
                                                                  input clk;
     output [0:size]out;
                                                              16
     reg [0:size]out;
                                                              17
  7
                                                              18
     always @ (posedge clk or posedge r)
                                                                  INVX32 INVX32_BC (.INP ( clk ) , .ZN ( clk_BC ) ) ;
         begin
                                                                 INVX16 INVX32_BC_1 (.INP ( clk_BC ) , .ZN ( clk_BC_1
 10
             if (r)
                                                                 DFFARX1 \out_reg[7] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )
 11
                  out= 8'b0000 0000;
                                                                    , .Q ( out[7] ) , .D ( out[6] ) ) ;
 12
                                                                 DFFARX1 \out_reg[0] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )
             else
 13
                                                                  DFFARX1 \out_reg[1] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )
                  out={~out[size],out[0:size-1]};
 14
                                                                    , .D ( out[0] ) ) ;
         end
                                                                 DFFARX1 \out_reg[2] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )_
                                                              26
 15
                                                                    , .D ( out[1] ) ) ;
16
     endmodule
                                                                 DFFARX1 \out_reg[3] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )
17
 18
                                                                 DFFARX1 \out_reg[4] (.CLK ( clk_BC_1 ) , .RSTB ( n8 )
 19
                                                              31
                                                                     , .D ( out[3] ) ) ;
 4
Ready
                                                             Ready
```

Floorplanning


How should we place macros? Where should we

Concepts of the Circuit and Layout






Circuit and Layout Editors






IP Example

FLASHADC4






Circuit

Layout




Physical Synthesis

Physical synthesis is the process that produces layout of logic circuit.






Physical Synthesis Flow






Floorplanning

- Not needed in FPGA flow
- During the floorplanning step the overall cell is defined, including: cell size, supply network, etc.






Floorplanning



- What are done in floorplanning?
 - IO Placement
 - Die Size and Aspect Ratio
 - Special Cell Pre-placemnt
 - IP/Macro pre-placement
 - Power grid generation
 - Blockage definition
 - Standard cells are NOT placed yet in this step.




Data Setup for Floorplan





Design Importing

Example: Design view from ICC after importing the design into ICC






Initialize Floorplanning

Set Core utilization

Space between Core area and terminals






Initialize the Floorplan

- Generates the basic elements of the FP
 - Place IO pads/pins
 - Create chip/core boundary
 - Create rows and tracks honoring user defined values
 - aspect ratio/width & height/row number boundary
 - core utilization

. . . .


initialize floorplan





What is a row?

- Cells are placed in rows, next to each other
- One cells structure continue previous one
- Cells on neighbor rows are flipped so that they can share same supply






I/O Order Assignments

```
; tdf file
: Place the corner cells
                                                                              VSS LEFT
pad "CornerLL" "bottom"
pad "CornerLR" "right"
pad "CornerTR" "top"
                                                                             VDD LEFT
pad "CornerTL" "left"
; Place io and power pads
                                                                             pad data
; Left and right sides count from bottom to top (excluding corner)
       "pad data 0" "left" 1
      "pad data 1" "left" 2
                                                                             pad data 0
      "VDD LEFT" "left" 3
      "VSS LEFT" "left" 4
      "pad data 2" "left" 5
; Bottom and top sides count from left to right (excluding corner)
                                                                              CornerLL
      "Clk"
                    "bottom"
pad
      "A 0"
                    "bottom"
      "A 1"
                    "bottom"
                                  3
```

By default, ports are evenly distributed on each side



Optimal Pin Placements For Block Level placement




- Rectilinear and rectangular blocks
- Define relative pin locations
 - Drives cell placement
- Or, place cells first
 - Drives pin placement
- Define pin constraints
 - blockages, guides, bus ordering, layers...



Core Area


Control Parameters

- Aspect Ratio
 - Utilization
 - Aspect ratio (H/W)
 - Row/core ratio
- Width & Height
 - Width
 - Height
 - Row/core ratio
- •
- •



Example of a horizontal, no double back, no-flip first row with Row/Core <1

Some operations done in Floorplanning





FP Analysis: Flyline and Net Connectivity





Flyline: a line representing a single net connection

- between two objects
- pins or cell instance objects



Design View After Floorplanning






Power Network Synthesis (PNS)

- Creating power delivery network
 - PNS currently creates a (rectilinear) power plan with/without a core ring connected to a power mesh
 - Designers need to specify
 - Number of straps: min, max

Figure: Synopsys


- Width of straps: min, max
- Width of ring
- Layer
- IR-drop constraint



Trunks are not shown here (they are outside the core rings, between the rings and the pads)




Example: Power Grid



Source:

- Dahir N S, Mak T, Xia F, et al. Modeling and tools for power supply variations analysis in networks-on-chip[J]. IEEE Transactions on Computers, 2012, 63(3): 679-690.
- Fang J W, Chang Y W. Area-I/O flip-chip routing for chip-package codesign[C]//2008 IEEE/ACM International Conference on Computer-Aided Design. IEEE, 2008: 518-522.



RDL: extra metal layer on a chip that makes the IO Pads of an IC available in other locations of the chip, for better access to the pads where necessary






Macro Placement Constraints

- Macro placement constraints have an impact on placing and further global routing of standard cells
- Some basic constraints of macro placement
 - Alignment of macros by edges
 - Grouping macros in a way that for standard cells rectangular area should be left as much as possible
 - Alignment of macros with core boundary
- Some basic parameters of Macros Placement
 - Routability
 - Timing
 - Wire length
 - Area for standard cells


Creating a User-Defined Array of Hard Macros

Alignment to other macros, pins, and edge





Rectangular Rings and Power Straps




Rings P/G

Horizontal Straps P/G


Vertical Straps P/G

Analyze Voltage Drop





Display Voltage (IR) Drop




Can continue to add/delete virtual power pads to see if voltage drop map gets better



Floorplanning problem

The floorplanning problem is to plan the positions and shapes of the modules at the beginning of the design cycle to optimize the circuit performance:

- chip area
- total wirelength
- delay of critical path
- routability
- others, e.g., noise, heat dissipation, etc.





Floorplanning problem

Problem formulation


Input: n Blocks with areas A1, ..., An

Bounds ri and si on the aspect ratio of block Bi


Output: Coordinates (xi, yi), width wi and height hi for each block such that

hi wi = Ai and ri \leq hi/wi \leq si

Objective: Optimize the circuit performance.




An optimal floorplan in terms of area



A non-optimal floorplan



A bad floorplan




Where are we Heading?

ASIC Design Flow III

Action Items

- HW#4 is coming!
- Reading Materials
 - Slides



Acknowledgement

Slides in this topic are inspired in part by material developed and copyright by:

Synopsys Courseware