

## Topic 7.2

---

### ASIC Design Flow II

**Xinfei Guo**  
**[xinfei.guo@sjtu.edu.cn](mailto:xinfei.guo@sjtu.edu.cn)**

**November 4<sup>th</sup>, 2021**

# T7 learning goals

- How to design a Chip (SoC) from concept to silicon?
  - Full design flow from RTL to Layout
  - How to make decisions at each step



```
module PE (clock, R, S1, S2, S1S2mux, newDist, Accumulate, Rpipe);
input clock;
input [7:0] R, S1, S2; // memory inputs
input S1S2mux, newDist; // control inputs
output [7:0] Accumulate, Rpipe;
reg [7:0] Accumulate, AccumulateIn, Difference, Rpipe;
reg Carry;

always @(posedge clock) Rpipe <= R;
always @(posedge clock) Accumulate <= AccumulateIn;

always @(R or S1 or S2 or S1S2mux or newDist or Accumulate)
begin // capture behavior of logic
    difference = R - S1S2mux ? S1 : S2;
    if (difference < 0) difference = 0 - difference;
    // absolute subtraction
    {Carry, AccumulateIn} = Accumulate + difference;
    if (Carry == 1) AccumulateIn = 8'hFF; // saturated
    if (newDist == 1) AccumulateIn = difference;
    // starting new Distortion calculation
end
endmodule
```

Motion Estimator Processing Element (PE).

RTL




Layout

Figure: Synopsys

# Fabless semiconductor company model


- Company does design only. Fab performed by another company (e.g. TSMC, UMC, Global Foundry, STMicro, SMIC).
- Back-end (place and route, etc.) might be performed at that company or with their assistance



List of Foundries

# Digital IC Design Flow

Need tools! Electronic Design Automation (EDA) Tools



source: Synopsys

# Formal Verification

Are they equal?

# Verification in the Design Flow

Verification is very important!!!




Figure: Synopsys

# Traditional IC Simulation




Figure: Synopsys

# Formal Verification

- Formal verification checks whether two designs are functionally equivalent or not
- Its purpose is to detect unexpected differences that may have been introduced into a design during development




Figure: Synopsys



# Formal Verification




Figure: Synopsys

# Key Concepts

- Main concepts in Formality are
  - Compare Point
    - Primary output of a circuit
    - Registers within a circuit
    - Input to black boxes within a circuit
  - Logic Cone
    - A block of combinational logic which drives a compare point

# Equivalent Checking Verification Process

**Equivalence checking** is a four-phase process

- Reading and elaborating language descriptions into logical representations
- Setting up prompt for verification
- Mapping of corresponding compare points between pair of designs (matching)
- Comparison of logic cones that drive the compare points (verification)

# Example: Input Files of Formality (Synopsys)

Formality supports following input formats:

Input formats	Options
Verilog (synthesizable subset)	- read_verilog
Verilog (simulation libraries)	- read_verilog -vcs
VHDL (synthesizable subset)	- read_vhdl
EDIF	- read_edif
Synopsys binary files	- read_db, read_ddc, read_mdb (*)

# Formality Flow Overview




Figure: Synopsys

# Match (Matching Compare Points)

- Process of aligning compare points between two designs




Figure: Synopsys

# Debug

- Debugging is part of the process where verification results are used to pinpoint either failing or inconclusive results. During the debug step the user may determine where and possibly why the results were unsuccessful





Figure: Synopsys

# Debug (2)



The image displays two side-by-side windows from the Synopsys IDE, showing Verilog code for a Johnson counter.

**Left Window: Reference Source Browser**  
File Edit View Window  
Johnson\_count.v  
1 module Johnson\_count(clk, r, out);  
2 parameter size=7;  
3 input clk;  
4 input r;  
5 output [0:size]out;  
6 reg [0:size]out;  
7  
8 always @ (posedge clk or posedge r)  
9 begin  
10 if (r)  
11 out= 8'b0000\_0000;  
12 else  
13 out={~out[size],out[0:size-1]};  
14 end  
15 endmodule  
16  
17  
18  
19  
Ready

**Right Window: Implementation Source Browser**  
File Edit View Window  
Johnson\_count\_n.v  
10  
11  
12 module Johnson\_count (out , r , clk );  
13 output [0:7] out ;  
14 input r ;  
15 input clk ;  
16  
17  
18  
19 INVX32 INVX32\_BC (.INP ( clk ) , .ZN ( clk\_BC ) ) ;  
20 INVX16 INVX32\_BC\_1 (.INP ( clk\_BC ) , .ZN ( clk\_BC\_1 )  
21 DFFARX1 \out\_reg[7] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
22 , .Q ( out[7] ) , .D ( out[6] ) ) ;  
23 DFFARX1 \out\_reg[0] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
24 DFFARX1 \out\_reg[1] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
25 , .D ( out[0] ) ) ;  
26 DFFARX1 \out\_reg[2] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
27 , .D ( out[1] ) ) ;  
28 DFFARX1 \out\_reg[3] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
29 , .D ( out[2] ) ) ;  
30 DFFARX1 \out\_reg[4] (.CLK ( clk\_BC\_1 ) , .RSTB ( n8 )  
31 , .D ( out[3] ) ) ;  
Ready

Figure: Synopsys




# Floorplanning


How should we place macros? Where should we

# Concepts of the Circuit and Layout

Circuit



Layout



Resulting structure in manufactured IC






Figure: Synopsys

# Circuit and Layout Editors



Circuit




Layout


Figure: Synopsys

# IP Example

## FLASHADC4



Circuit



Layout

Figure: Synopsys

# Physical Synthesis

Physical synthesis is the process that produces layout of logic circuit.




Figure: Synopsys

# Physical Synthesis Flow





Figure: Synopsys


# Floorplanning

- Not needed in FPGA flow
- During the floorplanning step the overall cell is defined, including: cell size, supply network, etc.



Floorplan

# Floorplanning



- What are done in floorplanning?
  - IO Placement
  - Die Size and Aspect Ratio
  - Special Cell Pre-placemnt
  - IP/Macro pre-placement
  - Power grid generation
  - Blockage definition
  - Standard cells are **NOT** placed yet in this step.



# Data Setup for Floorplan




Figure: Synopsys

# Design Importing

- Example: Design view from ICC after importing the design into ICC




Figure: Synopsys

# Initialize Floorplanning

Set Core utilization

Space between Core area and terminals




Figure: Synopsys

# Initialize the Floorplan

- Generates the basic elements of the FP
  - Place IO pads/pins
  - Create chip/core boundary
  - Create rows and tracks honoring user defined values
    - aspect ratio/width & height/row number boundary
    - core utilization
    - ...

`initialize_floorplan`




Figure: Synopsys

# What is a row?

- Cells are placed in rows, next to each other
- One cells structure continue previous one
- Cells on neighbor rows are flipped so that they can share same supply






Figure: Synopsys

# I/O Order Assignments



By default, ports are evenly distributed on each side

# Optimal Pin Placements For Block Level placement




- Rectilinear and rectangular blocks
- Define relative pin locations
  - Drives cell placement
- Or, place cells first
  - Drives pin placement
- Define pin constraints
  - blockages, guides, bus ordering, layers...

# Core Area

## Control Parameters

- Aspect Ratio
  - Utilization
  - Aspect ratio (H/W)
  - Row/core ratio
- Width & Height
  - Width
  - Height
  - Row/core ratio
- .....
- .....



Example of a horizontal, no double back, no-flip first row with Row/Core < 1



# Some operations done in Floorplanning





Figure: Synopsys

# FP Analysis: Flyline and Net Connectivity



Flyline: a line representing a single net connection

- between two objects
- pins or cell instance objects

Figure: Synopsys

# Design View After Floorplanning





Figure: Synopsys




# Power Network Synthesis (PNS)

- Creating power delivery network
  - PNS currently creates a (rectilinear) power plan with/without a core ring connected to a power mesh
  - Designers need to specify
    - Number of straps: min, max
    - Width of straps: min, max
    - Width of ring
    - Layer
    - IR-drop constraint



Trunks are not shown here (they are outside the core rings, between the rings and the pads)

# Example: Power Grid



## Source:

- Dahir N S, Mak T, Xia F, et al. Modeling and tools for power supply variations analysis in networks-on-chip[J]. IEEE Transactions on Computers, 2012, 63(3): 679-690.
- Fang J W, Chang Y W. Area-I/O flip-chip routing for chip-package co-design[C]//2008 IEEE/ACM International Conference on Computer-Aided Design. IEEE, 2008: 518-522.




Fig. 1. (a) Flip-Chip Package. (b) Cross Section of RDL.

**RDL:** extra metal layer on a chip that makes the IO Pads of an IC available in other locations of the chip, for better access to the pads where necessary

# Macro Placement Constraints

- Macro placement constraints have an impact on placing and further global routing of standard cells
- Some basic constraints of macro placement
  - Alignment of macros by edges
  - Grouping macros in a way that for standard cells rectangular area should be left as much as possible
  - Alignment of macros with core boundary
- Some basic parameters of Macros Placement
  - Routability
  - Timing
  - Wire length
  - Area for standard cells

# Creating a User-Defined Array of Hard Macros

Alignment to other macros, pins, and edge




Figure: Synopsys

# Rectangular Rings and Power Straps




Figure: Synopsys



# Analyze Voltage Drop





Figure: Synopsys

# Display Voltage (IR) Drop



Can continue to add/delete virtual power pads to see if voltage drop map gets better

# Floorplanning problem

The floorplanning problem is to plan the positions and shapes of the modules at the beginning of the design cycle to optimize the circuit performance:

- chip area
- total wirelength
- delay of critical path
- routability
- others, e.g., **noise**, **heat** dissipation, etc.




Figure: Synopsys

# Floorplanning problem


## Problem formulation

Input:  $n$  Blocks with areas  $A_1, \dots, A_n$


Bounds  $r_i$  and  $s_i$  on the aspect ratio of block  $B_i$

Output: Coordinates  $(x_i, y_i)$ , width  $w_i$  and height  $h_i$  for each block such that  $h_i w_i = A_i$  and  $r_i \leq h_i/w_i \leq s_i$

Objective: Optimize the circuit performance.




An optimal floorplan in terms of area



A non-optimal floorplan

Figure: Synopsys

# A bad floorplan




# Where are we Heading?

- ASIC Design Flow III

# Action Items

- HW#4 is coming!
- Reading Materials
  - Slides



# Acknowledgement

Slides in this topic are inspired in part by material developed and copyright by:

- Synopsys Courseware