





What I have learned:




In this lab, I have learned how to implement various basic logic gates using NAND universal gate. Also, I implemented the Full adder with Majority modules, and ripple-carry-adder, carry-lookahead-adder and multiplier also.


Last, I learn how to program fpga board with representing the output as a single hexadecimal number.

### **Basic :**

Question 1:







### Question 3:

The main difference between a half adder and a full adder is that a full adder can take an additional input  $c_{in}$  and calculate the sum as  $(a + b + c_{in})$  while a half adder calculates the sum as  $(a + b)$ .


As a result, a full adder can be used to implement a ripple carry adder since it can take the cout of the previous bit-calculation as the  $c_{in}$  to the current bit-calculation.

Additionally, a Full adder can also be implemented by 2 half adders.

## Advanced:





### Question 1:





Diagram :



### Question 2:

Diagram :






### Question 3:

By using the formula below, we can get the cin to each Full adder in parallel manner without the waiting time to calculate the cin bit each time before the addition of the next Full adder.

$$P_i = A_i \text{ OR } B_i, G_i = A_i \text{ XOR } B_i$$

$$C_{i+1} = G_i \text{ OR } (P_i \text{ AND } C_i)$$

Diagram : (The basic logic gates in the diagram is implemented by NAND gates, with pictures in the NAND\_Implement)



How does it work?

I followed the diagram provided and implement it with two 4-bit CLA generator and one 2-bit CLA generator and 8 Full-adder(with additional output p and g).

The two 4-bit CLA generator calculate c1, c2, c3, c5, c6, c7 and pass their individual PG and GG to the 2-bit CLA generator, and c0 as input, which then outputs c4 and c8.



The Full adders individually outputs pi and gi to the 4-bit CLA generator first and later take c[i] as input (after CLA generator completed their tasks) with a[i] and b[i] to calculate their sum bit ( sum[i] ).

#### Question 4:

First, we AND 1 bit from a and 1 bit from B, which represents  $a[i] * b[i]$ , next, we sum the product vertically, while passes the cins and couts from previous to the next Full adder, which represents carry in from the addition.

According to the illustration in the PDF, we can get the result of a multiply b.

Diagram : (In which A0b0 represents  $a[0]$  AND  $b[0]$ , and the basic logic gates (e.g. AND, OR) are implemented by NAND gates using the modules of Basic question about NAND\_Implement)





A0B0

