

AUTOMATED VHDL UNIT TEST CREATION AND EXECUTION

Seldeslachts Winand

A thesis presented for the degree of
Master of Science in Electronics and ICT Engineering Technology



Faculty of engineering and architecture
University of Ghent
Belgium
February 22, 2016

Automated vhdl unit test creation and execution

University of Ghent



Seldeslachts Winand

February 22, 2016

Abstract

Acknowledgements

Contents

1	Introduction	4
2	Problem analysis	5
3	Functional analysis	6
4	Technical analysis	7
5	Technical design	8
5.1	test	8
5.2	test2	9
6	Conclusion	10
A	example	11

Chapter 1

Introduction

Chapter 2

Problem analysis

Chapter 3

Functional analysis

Chapter 4

Technical analysis

Chapter 5

Technical design

5.1 test

5.2 test2

Chapter 6

Conclusion

Appendix A

example