

Automated testbench generation from digital timing diagrams

Winand Seldeslachts

Supervisors: Prof. Luc Colman, Ir. Hendrik Eeckhaut (Sigasi nv)

Counsellor: dhr. Lieven Lemiengre (Sigasi nv)

Master's dissertation submitted in order to obtain the academic degree of
Master of Science in de industriële wetenschappen: elektronica-ICT

Department of Information Technology
Chair: Prof. dr. ir. Daniël De Zutter
Faculty of Engineering and Architecture
Academic year 2015-2016



Automated testbench generation from digital timing diagrams

University of Ghent



Seldeslachts Winand

March 31, 2016

Abstract

Acknowledgements

Contents

1	Introduction	4
2	Problem analysis	5
3	Functional analysis	6
4	Technical analysis	7
5	Technical design	8
5.1	test	8
5.2	test2	9
6	Conclusion	10
A	example	11

Chapter 1

Introduction

Chapter 2

Problem analysis

Chapter 3

Functional analysis

Chapter 4

Technical analysis

Chapter 5

Technical design

5.1 test

5.2 test2

Chapter 6

Conclusion

Appendix A

example