FLAT-BASE TYPE INSULATED PACKAGE

PM100RSD060




FEATURE

- a) Adopting new 4th generation planar IGBT chip, which performance is improved by 1μm fine rule process.
 For example, typical VcE(sat)=1.7V
- b) Using new Diode which is designed to get soft reverse recovery characteristics.
- Keeping the package compatibility.
 The layout/position of both terminal pin and mounting hole is same as S-series 3rd generation IPM.
- 3¢ 100A, 600V Current-sense IGBT for 15kHz switching
- · 30A, 600V Current-sense regenerative brake IGBT
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for overcurrent, short-circuit, over-temperature & under-voltage (P-Fo available from upper leg devices)
- · Acoustic noise-less 11kW class inverter application


APPLICATION

General purpose inverter, servo drives and other motor controls





FLAT-BASE TYPE INSULATED PACKAGE



MAXIMUM RATINGS (Tj = 25° C, unless otherwise noted) **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	VD = 15V, VCIN = 15V	600	V
±lc	Collector Current	Tc = 25°C	100	Α
±ICP	Collector Current (Peak)	Tc = 25°C	200	Α
Pc	Collector Dissipation	Tc = 25°C	328	W
Tj	Junction Temperature		− 20 ~ +150	°C

BRAKE PART

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	VD = 15V, VCIN = 15V	600	٧
Ic	Collector Current	Tc = 25°C	30	Α
ICP	Collector Current (Peak)	Tc = 25°C	60	Α
Pc	Collector Dissipation	Tc = 25°C	176	W
VR(DC)	FWDi Rated DC Reverse Voltage	Tc = 25°C	600	V
lF	FWDi Forward Current	Tc = 25°C	30	Α
Tj	Junction Temperature		− 20 ~ +150	°C

CONTROL PART

Symbol	Parameter	Condition	Ratings	Unit
VD	Supply Voltage	Applied between: VuP1-VuPC VvP1-VvPC, VwP1-VwPC, Vn1-VnC	20	V
VCIN	Input Voltage	Applied between : UP-VUPC, VP-VVPC WP-VWPC, UN • VN • WN • Br-VNC	20	V
VFO	Fault Output Supply Voltage	Applied between : UFO-VUPC, VFO-VVPC, WFO-VWPC FO-VNC	20	V
IFO	Fault Output Current	Sink current at UFO, VFO, WFO, FO terminals	20	mA




FLAT-BASE TYPE INSULATED PACKAGE

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply Voltage Protected by OC & SC	VD = 13.5 ~ 16.5V, Inverter Part, Tj = 125°C Start	400	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value or without switching	500	V
Тс	Module Case Operating Temperature	(Note-1)	−20 ~ +100	°C
Tstg	Storage Temperature		− 40 ~ +125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	Vrms

(Note-1) Tc measurement point is as shown below. (Base plate depth 3mm)



THERMAL RESISTANCES

	_	ameter Test Condition	Limits			
Symbol	Parameter		Min.	Тур.	Max.	Unit
Rth(j-c)Q		Inverter IGBT part (per 1 element), (Note-1)	_	_	0.38	
Rth(j-c)F		Inverter FWDi part (per 1 element), (Note-1)	_	_	0.70	
Rth(j-c)Q		Brake IGBT part, (Note-1)	_	_	0.71	
Rth(j-c)F	Junction to case Thermal	Brake FWDi part, (Note-1)	_	_	1.66	
Rth(j-c')Q	Resistances	Inverter IGBT part (per 1 element), (Note-2)	_	_	0.23	°C/W
Rth(j-c')F		Inverter FWDi part (per 1 element), (Note-2)	_	_	0.36	
Rth(j-c')Q		Brake IGBT part, (Note-2)	_	_	0.45	
Rth(j-c')F		Brake FWDi part, (Note-2)	_	_	0.96]
Rth(c-f)	Contact Thermal Resistance	Case to fin, Thermal grease applied (per 1 module)	_	_	0.027	1

ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

	ъ.	Test Condition		Limits			Unit
Symbol	Parameter	lest Condition		Min.	Тур.	Max.	Offic
Va=:	Collector-Emitter	VD = 15V, IC = 100A	Tj = 25°C	_	1.7	2.3	.,
VCE(sat)	Saturation Voltage	$VCIN = 0V$, Pulsed (Fig. 1) $T_j =$	Tj = 125°C	_	1.7	2.3	V
VEC	FWDi Forward Voltage	-IC = 100A, VD = 15V, VCIN = 15V	(Fig. 2)	_	2.2	3.3	V
ton		1, 1511 1, 1511 511		0.8	1.2	2.4	
trr		VD = 15V, VCIN = 15V↔0V		_	0.15	0.3	
tc(on)	Switching Time	VCC = 300V, IC = 100A		_	0.4	1.0	μs
toff		Tj = 125°C	(F: 0)	_	2.4	3.3	
tc(off)		Inductive Load (upper and lower arm)	(Fig. 3)	_	0.6	1.2	
	Collector-Emitter	Vos Vos Von 45V (5: 4)	Tj = 25°C	_	_	1	4
ICES	Cutoff Current	VCE = VCES, VCIN = 15V (Fig. 4) Tj = 125	Tj = 125°C	_	_	10	mA



⁽Note-2) Tc measurement point is just under the chips.

If you use this value, Rth(f-a) should be measured just under the chips.

FLAT-BASE TYPE INSULATED PACKAGE

BRAKE PART

0	Parameter Test Condition		ition		Limits			1.1-24
Symbol	Parameter	lest Cond	iest condition		Min.	Тур.	Max.	Unit
	Collector-Emitter	VD = 15V, IC = 30A		Tj = 25°C		1.8	2.5	V
VCE(sat)	Saturation Voltage	VCIN = 0V, Pulsed	(Fig. 1)	Tj = 125°C	_	1.9	2.6	v
VFM	FWDi Forward Voltage	IF = 30A		(Fig. 2)		2.5	3.5	V
ICES	Collector-Emitter	VCE = VCES, VCIN = 15V	(Fig. 4)	Tj = 25°C		-	1	4
	Cutoff Current	VCE = VCES, VCIN = 13V		Tj = 125°C	1		10	mA

CONTROL PART

Cumbal	Danier atai	Parameter Test Condition			Limits		Unit
Symbol	Parameter			Min.	Тур.	Max.	
ID	Circuit Current	VD = 15V, VCIN = 15V	VN1-VNC	_	44	60	mA
וט	Circuit Current	VD = 13V, VCIN = 13V	VXP1-VXPC	_	13	18	IIIA
Vth(ON)	Input ON Threshold Voltage	Applied between: UP-VUPC, VP-VVPC,	WP-VWPC	1.2	1.5	1.8	V
Vth(OFF)	Input OFF Threshold Voltage	Un • Vn • Wn • Br-Vn	NC	1.7	2.0	2.3	l v
		Invertor part	Tj = −20°C	_	_	520	
		Inverter part VD = 15V (Fig. 5.6)	Tj = 25°C	264	311	430	
ОС	Over Current Trip Level	VD = 15V (Fig. 5,6)	Tj = 125°C	158	_	_	_ A
		Break part $-20 \le T_j \le 125^{\circ}C$, $VD = 15V$	(Fig. 5,6)	39	53	_	
sc	Chart Circuit Trip Lovel	$-20 \le T_i \le 125^{\circ}C$, $VD = 15V$ (Fig. 5.6)	Inverter part	_	360	_	A
30	Short Circuit Trip Level	-205 I) 5 125 C, VD = 15V (Fig. 5,6)	Brake part	_	79	_	
toff(OC)	Over Current Delay Time	VD = 15V	(Fig. 5,6)	_	10	_	μs
OT	Over Temperature Protection	Base-plate	Trip level	111	118	125	°C
OTr	Over remperature i rotection	Temperature detection, VD = 15V	Reset level	_	100	_	
UV	Supply Circuit Under-Voltage	–20 ≤ T _i ≤ 125°C	Trip level	11.5	12.0	12.5	V
UVr	Protection	-20 ≤ 1] ≤ 125 C	Reset level	_	12.5	_	'
IFO(H)	Fault Output Current	VD = 15V, VFO = 15V	(Note-3)		_	0.01	mA
IFO(L)	Tradit Odiput Odireiit	VD = 134, VFO = 134	(14018-3)	_	10	15	IIIA
tFO	Minimum Fault Output Pulse Width	VD = 15V	(Note-3)	1.0	1.8	_	ms

(Note-3) Fault output is given only when the internal OC, SC, OT & UV protection. Fault output of OC, SC and UV protection operate by upper and lower arms.

Fault output of OC, SC and OV protection operate by upper an Fault output of OT protection operate by lower arm.
Fault output of OC, SC protection given pulse.
Fault output of OT, UV protection given pulse while over level.

MECHANICAL RATINGS AND CHARACTERISTICS

	Damana da u	Test Condition		Limits			Unit
Symbol	Parameter			Min.	Тур.	Max.	Unit
_	Mounting torque	Main terminal	screw : M5	2.5	3.0	3.5	N•m
_	Mounting torque	Mounting part	screw: M5	2.5	3.0	3.5	N•m
_	Weight	_		_	560	_	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Test Condition	Recommended value	Unit
Vcc	Supply Voltage	Applied across P-N terminals	≤ 400	V
VD	Control Supply Voltage	Applied between: VuP1-VuPc, VvP1-VvPc VwP1-VwPc, Vn1-Vnc (Note-4)	15 ± 1.5	V
VCIN(ON)	Input ON Voltage	Applied between: UP-VuPc, VP-VvPc, WP-VwPc	≤ 0.8	V
VCIN(OFF)	Input OFF Voltage	Un • Vn • Wn • Br-Vnc	≥ 4.0	7 °
fPWM	PWM Input Frequency	Using Application Circuit input signal of IPM, 3¢ sinusoidal PWM VVVF inverter (Fig. 8)	≤ 20	kHz
tdead	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μѕ

(Note-4) Allowable Ripple rating of Control Voltage : $dv/dt \le \pm 5V/\mu s$, $2V_{p-p}$



FLAT-BASE TYPE INSULATED PACKAGE

PRECAUTIONS FOR TESTING

- Before appling any control supply voltage (VD), the input terminals should be pulled up by resistores, etc. to their corresponding supply voltage and each input signal should be kept off state.
 After this, the specified ON and OFF level setting for each input signal should be done.
- 2. When performing "OC" and "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above VCES rating of the device.

(These test should not be done by using a curve tracer or its equivalent.)




Fig. 7 Dead time measurement point example



FLAT-BASE TYPE INSULATED PACKAGE




Fig. 8 Application Example Circuit

NOTES FOR STABLE AND SAFE OPERATION;

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Quick opto-couplers: TPLH, TPLH ≤ 0.8µs. Use High CMR type. The line between opto-coupler and intelligent module should be shortened as much as possible to minimize the floating capacitance.
- Slow switching opto-coupler: recommend to use at CTR = 100 ~ 200%, Input current = 8 ~ 10mA, to work in active.
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

