

This project is modified from [xhls] reed\_solomon\_erasure(xapp1273)

### Improvement

Since both size of array c (size=4) and d (size=12) are small, use array\_partition directive to partition both arrays.

Latency is improved from 1994 cycles to 25 cycles.

### HLS Screenshots

Synthesis original

#### Performance Estimates

Timing

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	5.00 ns	4.229 ns	0.63 ns

Latency

Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
1994	1994	9.970 us	9.970 us	1994	1994	none

Detail

Instance

Loop

#### Utilization Estimates

Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	486	-
FIFO	-	-	-	-	-
Instance	-	-	0	21	-
Memory	128	-	25	15	0
Multiplexer	-	-	-	230	-
Register	-	-	254	-	-
Total	128	0	279	752	0
Available	280	220	106400	53200	0
Utilization (%)	45	0	~0	1	0

Synthesis improved

## Performance Estimates

### Timing

#### Summary

Clock	Target	Estimated	Uncertainty
ap_clk	5.00 ns	4.278 ns	0.63 ns

### Latency

#### Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		Type
min	max	min	max	min	max	
25	25	0.125 us	0.125 us	1	1	function

#### Detail

##### + Instance

##### + Loop

## Utilization Estimates

### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	12912	-
FIFO	-	-	-	-	-
Instance	0	-	296	365	-
Memory	96	-	144	9	-
Multiplexer	-	-	-	-	-
Register	0	-	10161	3680	-
<b>Total</b>	<b>96</b>	<b>0</b>	<b>10601</b>	<b>16966</b>	<b>0</b>
Available	280	220	106400	53200	0
Utilization (%)	34	0	9	31	0

## Cosim

### Cosimulation Report for 'rs\_erasure'

#### Result

RTL	Status	Latency			Interval		
		min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	24	24	24	1	1	1

Export the report(.html) using the [Export Wizard](#)

## System level bring-up

The system is implemented on Pynq

Screenshot of Pynq running result

```
[0] 0 out of 250 test vectors failed  
[1] 0 out of 250 test vectors failed  
[2] 0 out of 250 test vectors failed  
[3] 0 out of 250 test vectors failed
```

```
Total 1000 Test Vectors, Err Count = 0  
pass
```

```
=====
```

```
Exit process
```