

## FINAL PROJECT ECE485

### I. External specification:

#### ❖ Design 2 L1 cache: Instruction cache, data cache.

##### 1. Specification:

###### a. Instruction cache:

- 2-way associative.
- 16K sets.
- 64-byte line.

###### b. Data cache:

- 4-way associative.
- 16K sets.
- 64-byte line.
- Both caches use write allocate, write back except for the first write to line.
- Use LRU replacement policy, backed by a share L2 cache. The order of caches is inclusive.

##### 2. Output:

###### a. Mode:

- Mode 1: Displays statistic and response to 9s in the trace file.
- Mode 2: Displays statistic and communicate messages.

###### b. Log activity:

- Number of cache reads.
- Number of cache writes.
- Number of cache hits.
- Number of cache misses.
- Cache hit ratio.

##### 3. Software specification:

- Implemented on C.
- Cache, sets, lines are data structure.
- Total 2.06MB for instruction cache (1LRU+D+V+12Tag+64B, 2 ways) and 4.124MB for data cache (1LRU+D+V+12Tag+64B, 4 ways).
- Dynamic programming for memory allocation is needed.

### II. System design:

#### 1. System block diagram:




Figure 1: System main block diagram.

- **Cache structure:** Index from 0 -> 16K -1

Index 0	Set 0
Index 1	Set 1
Index 2	Set 2
...	
Index 16537	Set 16537

- **Set structure:**

- + Instruction cache's set:

Line 0	Line 1
--------	--------

- + Data cache's set:

Line 0	Line 1	Line 2	Line 3
--------	--------	--------	--------

- **Line (block) structure:**


- + Instruction cache's line:

LRU bits(1 bit)	Dirty bit( D_BIT)	Valid bit(V_BIT)	Tag(12 bits)	Data(64 bytes)
-----------------	-------------------	------------------	--------------	----------------

- + Data cache's line:

LRU bits(2 bit)	Dirty bit( D_BIT)	Valid bit(V_BIT)	Tag(12 bits)	Data(64 bytes)
-----------------	-------------------	------------------	--------------	----------------

## 2. Functional decomposition:



## 3. Design:

### a. Data structure:

- Cache struct: Consists of LRU, D, V, sets and additional variables for data processing.

```
typedef struct cache_struct {
    int bytes_num_bits;
    int sets_num_bits;
    int tags_num_bits;
    int ways_assoc;
    int LRU_num_bits;
    // int line_size;

    uint16_t D_BIT;
    uint16_t V_BIT;
    uint16_t LRU_line_mask;
    uint32_t tag_mask;
    uint32_t set_mask;
    uint32_t bytes_mask;
    set_t* sets;
}cache_t;
```

- Set and line struct:

```
typedef struct line_struct {
    uint16_t tag_array;
    uint8_t* data;
}line_t;

typedef struct set_struct {
    line_t* lines;
}set_t;
```

**b. Function prototypes:**

- File IO: #include <stdio.h>

```
fprintf (FILE *__restrict __stream, const char *__restrict __fmt, ...)
{
    return __fprintf_chk (__stream, __USE_FORTIFY_LEVEL - 1, __fmt,
        __va_arg_pack ());
}
```

```
/* Read formatted input from STREAM.

   This function is a possible cancellation point and therefore not
   marked with __THROW. */
extern int fscanf (FILE *__restrict __stream,
    const char *__restrict __format, ...) __wur;
```

```
/* Return the EOF indicator for STREAM. */
extern int feof (FILE *__stream) __THROW __wur;
```

- Cache request:

```
//Receive all request to cache L1:
int cache_request(int command, uint32_t address,
    cache_stat_t* instr_stat,
    cache_stat_t* data_stat);
```

```
//Return cache read hit/miss:
int cache_L1_read(cache_t* cache, uint32_t address, uint8_t*data);
//Return cache write hit/miss:
int cache_L1_write(cache_t* cache, uint32_t address, uint8_t data);
//Receive evict command from L2:
int cache_L2_evict(cache_t* cache, uint32_t address);
//Clear cache:
int cache_L1_clear(cache_t* cache);
```

- Cache statistic:

```
//Log activity:
cache_stat_t* cache_stat_create(char* cache_name, FILE* log_fp, int mode);
int cache_stat_init(cache_stat_t* stat, char* cache_name, FILE* log_fp, int mode);
int cache_stat_update(cache_stat_t* stat, return_t update, uint32_t address);
int cache_log(cache_stat_t *stat);
int clear_stat(cache_stat_t *stat);
```

**c. Additional feature data structures and functions:**

- command: indicate which command is used when call *cache\_request()*;

```
typedef enum command_enum {
    READ_DATA=0,
    WRITE_DATA,
    INSTRUCTION_FETCH,
    EVICT,
    CLEAR_CACHE=8,
    PRINT_CONTENT
}command_t;
```

- return status: indicate the status of the request when call *cache\_request()*;

```
typedef enum return_enum {
    READ_HIT=0,
    READ_MISS,
    WRITE_HIT,
    WRITE_MISS,
    WRITE_L2,
    READ_L2,
    READ_L2_OWN,
    EVICT_L2_OK,
    EVICT_L2_ERROR
}return_t;
```

4. System workflow:  
a. Main program:




Figure 2: Flow chart of main program.

b. Cache request: Pseudo code for cache\_request()

```
1  if(READ_DATA)
2  {
3      update = cache_L1_read(data_cache, address,...);
4      cache_stat_update(data_cache_stat, update,...);
5  }
6  else if(WRITE_DATA)
7  {
8      update = cache_L1_write(data_cache, address, ...);
9      cache_stat_update(data_cache_stat, update,...);
10 }
11 else if(INSTRUCTION_FETCH)
12 {
13     update = cache_L1_read(instruction_cache, address, ...);
14     cache_stat_update(instruction_cache_stat, update,...);
15 }
16 else if(EVICT)
17 {
18     //to find which cache receives the command
19     cache_to_invalidate = get_invalidate_cache(address);
20     cache_L2_evict(cache_to_invalidate);
21 }
22 else if(CLEAR_CACHE)
23 {
24     cache_L1_clear();
25     clear_stat();
26 }
27 else if(PRINT_CONTENT)
28 {
29     log to file
30 }
```

Figure 3: Pseudocode of cache request routine.

c. Cache L1 read: Pseudocode for cache\_L1\_read()

```
1 cache_L1_read(cache, address){
2     tag, set, bytes_offset = extract address
3     update = {}
4     if(cache is NULL)
5         return ERROR;
6
7     if(set is NULL)
8     {
9         update add [READ_MISS];
10        creat set; //malloc()
11        read line from L2, update add [READ_L2];
12        deliver the byte to CPU;
13        return update;
14    }
```

Figure 4: Cache read if set is NULL.

```

15  else//there are already some lines in set:
16  {
17      if(there is required line) //line_tag == addr_tag    ...
18      {
19          update add [READ_HIT];
20          update LRU bits
21          deliver byte to CPU;
22          return update;
23      }
24  else{//miss
25      update add [READ_MISS];
26      if(set is not full)//count_valid < ways_assoc
27      {
28          update LRU bits;
29          read line from L2, update add [READ_L2];
30          place this line to the 1st available space.
31          return update;
32      }
33  else{//set is full:
34      index = callLRU();// get the LRU replacement index;
35      update LRU bits;
36      read line from L2, update add [READ_L2];
37      if (line[index] not dirty)
38      {
39          place this line to [index];
40      }
41  else{//dirty
42      evict line[index];
43      place this line to [index];
44      }
45      return update;
46  }
47  }
48  }
49  }

```

Figure 5: Cache read if set has already some lines.

d. Cache write: Pseudocode for cache\_L1\_write()



```

1 cache_L1_write(cache, address){
2     tag, set, bytes_offset = extract address
3     update = {}
4     if(cache is NULL)
5         return ERROR;
6
7     if(set is NULL)
8     {
9         update add [WRITE_MISS];
10        creat set; //malloc()
11        read line from L2, update add [READ_L2_OWN];
12        write the byte to [bytes_offset];
13        return update;
14    }

```

Figure 6: Cache write if set is NULL.

```

15 else//there are already some lines in set:
16 {
17     if(there is required line) //line_tag == addr_tag
18     {
19         update add [WRITE_HIT];
20         update LRU bits
21         write the byte to [bytes_offset];
22         return update;
23     }
24     else{//miss
25         update add [WRITE_MISS];
26         if(set is not full)//count_valid < ways_assoc
27         {
28             update LRU bits;
29             read line from L2, update add [READ_L2_OWN];
30             place this line to the 1st available space.
31             write the byte to [bytes_offset];
32             return update;
33         }
34         else{//set is full:
35             index = callRU();// get the LRU replacement index;
36             update LRU bits;
37             read line from L2, update add [READ_L2_OWN];
38             if (line[index] not dirty)
39             {
40                 place this line to [index];
41             }
42             else{//dirty
43                 evict line[index];
44                 place this line to [index];
45             }
46             write the bytes to [bytes_offset];
47             return update;
48         }
49     }

```

Figure 7: cache write when set has already some lines.

e. Cache evict: Pseudocode for cache\_L2\_evict()

```
cache_L2_evict()
{
    change valid bit to 0
    only change valid line.
}
```

f. Update LRU routine:

```
1  update_line_LRU(accessed_lru)
2  {
3      if(get a line to invalid place)
4      {
5          all LRU of valid lines += 1;
6      }
7      else if(access cache)//any write, read
8      {
9          +1 to (LRU of valid lines that LESS than accessed_lru)
10     }
11     else if(evict command)
12     {
13         -1 to (LRU of valid lines that LARGER than accessed_lru)
14     }
15 }
```

Figure 8: Update LRU routine has 3 rules to update.

5. Testing:

a. Test Read command:

<b>Project Name:</b>	Cache L1	<b>Test Designed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
<b>Module Name:</b>	Cache_L1_read	<b>Test Designed date:</b>	30-05-2020	30-05-2020
<b>Release Version:</b>		<b>Test Executed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
		<b>Test Execution date:</b>	30-05-2020	30-05-2020

C	command	address	Expected Result	Actual Result	Status (Pass/Fail)	Notes
1	Read instruction	0x408ed4	Read miss	Read miss	Pass	The set is first NULL, then created.
2	Read instruction	0x408edf	Read hit	Read hit	Pass	
3	Read instruction	0x408eda	Read hit	Read hit	Pass	
4	Read instruction	0x108ed4	Read miss	Read miss	Pass	
5	Read instruction	0x408ed3	Read hit	Read hit	Pass	
6	Read Instruction	0x408ed4	Read hit	Read hit	Pass	
7	Read instruction	0x308edf	Read miss	Read miss	Pass	
8	Read instruction	0x308ed4	Read hit	Read hit	Pass	
9	Read instruction	0x408ed4	Read hit	Read hit	Pass	

```

[LOG] Mode: 1
-----
> Cache: Instruction, log: 0
> #reads      : 9
> #writes     : 0
> Read hits   : 6
> Read misses : 3
> Write hits  : 0
> Write misses : 0
> Hit rate: 66.7%
-----

```

Figure 9: Test result 1.

**b. Test both read and write:**

<b>Project Name:</b>	<b>Cache L1</b>	<b>Test Designed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
<b>Module Name:</b>	<b>Cache_L1_read, Cache_L1_write</b>	<b>Test Designed date:</b>	30-05-2020	1-06-2020

<b>Release Version:</b>		<b>Test Executed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
		<b>Test Execution date:</b>	30-05-2020	1-06-2020

C	command	address	Expected Result	Actual Result	Status (Pass/Fail)	Notes
1	Read data	0x10019d94	Read miss	Read miss	Pass	The set is first NULL, then created.
2	Write data	0x10019d99	Write hit	Write hit	Pass	
3	Read data	0x20019d88	Write miss	Write miss	Pass	No need to replace because data cache is 4way
4	Read data	0x10019d94	Read hit	Read hit	Pass	
5	Read data	0x40019d94	Read miss	Read miss	Pass	No replacement
6	Write data	0x10019d94	Write hit	Write hit	Pass	
7	Read data	0x30019d94	Read miss	Read miss	Pass	Now set is full
8	Read data	0x70019d94	Read miss	Read miss	Pass	LRU replacement

```

[LOG] Mode: 1
-----
> Cache: Data, log: 0
> #reads      : 6
> #writes     : 2
> Read hits   : 1
> Read misses : 5
> Write hits  : 2
> Write misses : 0
> Hit rate: 37.5%
-----

```

Figure 10: Test result 2.

c. Test evict, read, write, LRU replacement:

<b>Project Name:</b>	<b>Cache L1</b>	<b>Test Designed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
<b>Module Name:</b>	<b>Cache_L1_read, Cache_L1_write, Cache_L2_evict</b>	<b>Test Designed date:</b>	1-06-2020	1-06-2020
<b>Release Version:</b>		<b>Test Executed by:</b>	Nguyen Huynh Dang Khoa	Nguyen Thi Minh Hien
		<b>Test Execution date:</b>	1-06-2020	1-06-2020

C	command	address	Expected Result	Actual Result	Status (Pass/Fail)	Notes
1	Read data	0x10019d94	Read miss	Read miss	Pass	The set is first NULL, then created.
2	Read data	0x20019d88	Write miss	Write miss	Pass	No need to replace because data cache is 4way
3	Read data	0x40019d94	Read miss	Read miss	Pass	
4	Read data	0x30019d94	Read miss	Read miss	Pass	Set is full now
5	Write data	0x70019d94	Write miss	Write miss	Pass	LRU replacement at index=0
6	Evict L2	0x10019d94	No affect	No affect	Pass	Because tag=0x100 was replaced before
7	Evict L2	0x40019d94	Evict index=2	Evict index=2	Pass	
8	Read data	0x10019d94	Read miss	Read miss		Place in index=2

```

log2020-06-01_12:07:50.log
> tag: 100  x  x  x
   lru:  0  x  x  x 10019d94
-----
> tag: 100 200  x  x
   lru:  1  0  x  x 20019d88
-----
> tag: 100 200 400  x
   lru:  2  1  0  x 40019d94
-----
> tag: 100 200 400 300
   lru:  3  2  1  0 30019d94
-----
> tag: 700 200 400 300
   lru:  0  3  2  1 70019d94
-----
> tag: 700 200 400 300
   lru:  0  3  2  1 10019d94
-----
Warning: cache evict L2 There is no line affected
> tag: 700 200  x  300
   lru:  0  2  x  1 40019d94
-----
> tag: 700 200 100 300
   lru:  1  3  0  2 10019d94
-----

```

Figure 11: Log result of test 3.

```

1  |[LOG] Mode: 1
2  -----
3  > Cache: Data, log: 0
4  > #reads      : 5
5  > #writes     : 1
6  > Read hits   : 0
7  > Read misses : 5
8  > Write hits  : 0
9  > Write misses: 1
10 > Hit rate: 0.0%
11 -----

```

Figure 12: Result of test 3.

## 6. Maintainability:

### a. System re-design ability:

- ❖ This design has flexible implementation:
  - User can change specification of the cache and build their own system. These include: address size (32bit default), address segments, number of sets, associativity, line size.

```

//The rest is instruction memory:
#define INSTR_BASE_ADDR 0x0
#define INSTR_END_ADDR 0xffffffff
#define INSTRUCTION_CACHE 0
#define INSTRUCTION_CACHE_ASSOC_WAYS 2
#define INSTRUCTION_CACHE_NUM_SETS 16*K
#define INSTRUCTION_CACHE_LINE_SIZE 64

//data memory from 0-> 3/4 * 2^32 -1
#define DATA_BASE_ADDR 0x1000000
#define DATA_END_ADDR 0xffffffff
#define DATA_CACHE 1
#define DATA_CACHE_ASSOC_WAYS 4
#define DATA_CACHE_NUM_SETS 16*K
#define DATA_CACHE_LINE_SIZE 64

```

Figure 13: re-configure these configurations relate to user's specification.

**b. Reliability:**

- Single point failure: Only stop immediately when internal errors occur (segmentation fault, ...).
- The return of modules is status, makes them easy to debug.
- Dynamic programming makes your program can maintain reliability even the cache is big. The performance of memory usage will be better.

**c. Version control system: Git**

- This project use Git as version control system to maintain the most robust code as the final prototype.
- Any develop activities will not affect to the “*master*” code.
- Test, log version is also available aside the “*master*” code.