

SANTA CLARA UNIVERSITY	ELEN 153	TA: Vinay Krishna vandra@scu.edu
Pre-Lab #1: Circuit Analysis Review		

(1) Carry out a "paper-and-pencil" analysis of the voltage divider circuit given in Figure 1.

Note: Credits will be given only for presented proof of calculation.

(i) What would be the value of V_{out} , when

(a) $R_1 \gg R_0$, eg: $R_1 = 10 \text{ M}\Omega$

(b) $R_1 = R_0$, eg: $R_1 = 1 \text{ K}\Omega$

(c) $R_1 \ll R_0$, eg: $R_1 = 1 \Omega$

(ii) If V_{out} needs to be close in value to ground which condition (a) or (b) or (c) is suitable?

(iii) If V_{out} needs to be close to V_{dd} which condition (a) or (b) or (c) is suitable?

(iv) If V_{out} needs to be exactly half of V_{dd} which condition (a) or (b) or (c) is suitable?




Figure 1




Figure 2

(2) Carry out a "paper-and-pencil" analysis of the RC circuit given in Figure 2.

Assume that V_{in} switches instantaneously from 0 to V_{dd} . V_{out} is also referred as $V_C(t)$

Note: For V_{in} parameters look for Figure 2. : pw = Pulse Width, per = period. V_{in} is a Square wave.

(i) Write the charging and discharging equations for $V_C(t)$. Draw the rough sketch for V_{in} and $V_C(t)$ waveforms with respect to time for the circuit. Assume the initial capacitor voltage is 0V.

(ii) What is the value of $V_C(t)$ when $R_0 = 1 \text{ K}\Omega$ and $C_1 = 1 \mu\text{F}$ at

(a) $t = 4 \text{ m.sec}$

(b) $t = 8 \text{ m.sec}$

(iii) Given $R_0 = 1 \text{ K}\Omega$, and $C_1 = 1 \mu\text{F}$. How long will it take for the capacitor to reach 63% of its applied input voltage? Credits will be only given for presented proof of calculation.