

SANTA CLARA UNIVERSITY	ELEN 153	TA: Vinay Krishna vandra@scu.edu
Pre-Lab #2: The CMOS Inverter		

For the MOS devices in 90nm technology use the parameters listed below.

NMOSFET no bias threshold voltage is 0.39 V

PMOSFET no bias threshold voltage is 0.27 V

NMOSFET Process transconductance is 200 $\mu\text{A}/\text{V}^2$

PMOSFET Process transconductance is 60 $\mu\text{A}/\text{V}^2$

Given $V_{DD} = 1.2\text{ V}$, Voltage Input High is 0.8 V, Voltage Input Low is 0.4 V, Voltage Output High is 1.1 V and Voltage Output Low is 0.1 V.

- Draw the rough sketch of Voltage Transfer Characteristics (VTC) for this inverter
- When $V_{in} = 1.2\text{ V}$; Define operating region for PMOS and NMOS transistors. Explain why so?
- When $V_{in} = 0\text{ V}$; Define operating region for PMOS and NMOS transistors. Explain why so?
- Calculate the logic swing and Noise margins for this inverter?

Note: Logic Swing is difference between output logic levels 1 and 0.

1 can be referred as High and 0 as Low.

Questions b and c will not be credited without valid explanation.

