<u>Gowsalya</u>

<u>Be happy always with what you have.</u>

INSTRUCTIONS AND INSTRUCTION SEQUENCING

APR 28

Posted by **gowsalyaa24**

INSTRUCTIONS AND INSTRUCTION SEQUENCING

Four types of operations

- 1. Data transfer between memory and processor registers.
- 2. Arithmetic & logic operations on data
- 3. Program sequencing & control
- 4. I/O transfers.

1) Register transfer notations(RTN)

R3<-[R1]+[R2]

- o Right hand side of RTN-denotes a value.
- Left hand side of RTN-name of a location.
- 2) Assembly language notations(ALN)

Add R1, R2, R3

3)

- Adding contents of R1, R2 & place sum in R3.
 - Basic instruction types-4 types
- Three address instructions– Add A,B,C
- A, B-source operands
- C-destination operands
- o **Two address instructions**-Add A,B

B < -[A] + [B]

• One address instructions -Add A

Add contents of A to accumulator & store sum back to accumulator.

Zero address instructions

Instruction store operands in a structure called push down stack.

Instruction execution & straight line sequencing

- The processor control circuits use information in PC to fetch & execute instructions one at a time in order of increasing address.
- This is called straight line sequencing.
- Executing an instruction-2 phase procedures.
- $\circ~1^{
 m St}$ phase–**"instruction fetch"-**instruction is fetched from memory location whose address is in PC.
- This instruction is placed in instruction register in processor
- o 2nd phase-"instruction execute"-instruction in IR is examined to determine which operation to be performed.

5) Branching

4)


- Branch-type of instruction loads a new value into program counter.
- So processor fetches & executes instruction at this new address called "branch target"
- Conditional branch-causes a branch if a specified condition is satisfied.
- E.g. Branch>0 LOOP –conditional branch instruction .it executes only if it satisfies condition.

Condition codes

- Recording required information in individual bits called "condition code flags".
- These flags are grouped together in a special processor register called "condition code register" or "status register"
- Individual condition code flags-1 or 0.
- 4 commonly used flags.
- 1) N (negative)-set to 1 if result is –ve or else 0.
 - Z (zero)-set to 1 if result is 0, or else 0.
- 3) V (overflow)-set to 1if arithmetic overflow occurs or else 0.
- 4) C(carry)-set to 1 if carry out results from operation or else 0

Advertisements

2)



REPORT THIS AD

Posted on April 28, 2011, in <u>COMPUTER ORGANIZATION AND ARCHITECTURE</u>. Bookmark the <u>permalink</u>. <u>Leave a comment</u>.

Leave a comment

Comments 0

Blog at WordPress.com.