

SC-HEAP\_E3: Bus I/F outline

# **Renesas Electronics Corporation MCU Software Division**

2012/08/27

RENESAS Group CONFIDENTIAL

## Purpose of the document

The document describes the outline of bus I/F applied to SC-HEAP E3.

The document is for the developer of the bus master IP or bus slave IP.

The bus I/F separates the functional part in C++ and communication part in SystemC.

Due to this separation, the functional part in C++ can be easily reused

in the other simulator using the different communication.

(e.g. original C++ code in CoMET, WindRiver Simics, etc..)

## Table of contests

- 1. Bus communication image
- 2. class
- 3. How to create master/slave IP
- 4. OSCI TLM2.0 coding style
- 5. Definition of bus communication timing and parameteriz...
- 6. Data packing
- 7. Payload




# 1. Bus communication image




## Bus communication image

- Use TlmInitiatorSocket derived from tlm\_initiator\_socket and TlmTargetSocket derived from tlm\_target\_socket.
- Bus master IP is created by being derived from BusMasterBase. Bus slave IP is created by being derived from BusSlaveBase. These base classes instantiate sockets and bus interface parts automatically.
- Functional part should be written in C++. (Due to this separation from SystemC description, the code for the functional can be easily reused.)




# Image (AT:master IP case 1)

Ex. Read at accuracy mode(2phase AT) (blocking in read)




# Image (AT:master IP 2)

Ex. Read at accuracy mode(2 phase AT) (non-blocking in read)




# Image (AT:slave IP)

Ex. Read at accuracy mode(2 phase AT)



# Image (LT:master IP)

### Ex. Read at Fast mode(LT)






# Image (LT:slave IP)

Transfer in generic payload. Ex. Read fast mode(LT) (lock and exclusion information are included. They are treated as needed in functional part. SLAW CORE:: BusSlaveIf:: write(payload,...){ b\_transport(trans,t){ slaveCore->read( trans,...); SLAVE CORE:: read(payload,...){ t += readLatency; メモリ b transport() read() Bus I/F Target Return from b transport() Return from read() socket 1 part 1 **Functional** API:OSCI TLM2 API:BusSlaveIf payload: generic payload payload: generic payload part Bus I/F Target socket 2 part 2


# Image (debug access:master IP)

### Ex. Read at debug access



## Image (debug access:slave IP)

Only purple boxes are codes which must be created by user.



12

## Time spending

The IP which is needed to spend time (synchronization), should be used API of BusTimeBase class.

## 2. class



# Class (1)

### [For bus master IP]

class	outline	
BusMasterBase	Base class of bus master IP. Bus width and socket number is specified with template arguments.	
BusMasterIf	The I/F class is derived from tlm_bw_transport_if. The class is instanced and bound to socket automatically, by calling member function of BusMasterBase. The transaction is transferred from bound socket when read/write API of BusMasterIf called from functional part of master IP. (read/write is converted to API of OSCI TLM2.0)	
BusMasterFuncIf	erFuncIf Functional part of bus master IP should be derived from the class. API of transaction completion is defined as pure virtual function.	
TlmInitiatorSocket	The socket class is derived from tlm_initiator_socket. The class is instanced and bound to I/F automatically, by calling member function of BusMasterBase.	

### [For bus slave IP]

class	outline
BusSlaveBase	Base class of bus slave IP. Bus width and socket number is specified with template arguments.
BusSlaveIf	The I/F class is derived from tlm_fw_transport_if. The class is instanced and bound to socket automatically, by calling member function of BusSlaveBase. The class call read/write API of BusSlaveFuncIf when transaction is received from bound socket.
BusSlaveFuncIf	Functional part of bus slave IP should be derived from the class. Read/write API is defined as pure virtual function. And memory size setting API which is called from end_of elaboration() is also defined.(setfunc())
TlmTargetSocket	The socket class is derived from tlm_initiator_socket. The class is instanced and bound to I/F automatically, by calling member function of BusMasterBase.



# Class (2)

### [For time spending]

class	outline
BusTimeBase	The IP which is needed to spend time (synchronize) in functional part, should be derived from the base class. The class is prepared to isolate Functional part from SystemC.



#### BusMasterBase.h

```
template<unsigned int BUSWIDTH, unsigned int S NUM>
class BusMasterBase
 BusMasterBase( void );
                             constructor
 ~BusMasterBase( void );
                              destructor
                                                                  Set reset port
 void setMasterResetPort( sc in<bool> *resetPort, ... );
 void setMasterFreqPort( sc in<uint64> *freqPort, ... );
                                                              Set frequency port
 void setInitiatorSocket( unsigned char *socketName, ... );
                                                              Instantiate sockets
 TlmInitiatorSocket<BUSWIDTH> *iSocket[S NUM];
                                                             Socket pointer array
 BusMasterIf<BUSWIDTH> *mBusMasterIf[S NUM];
                                                        Bus I/F pointer array
template<unsigned int S NUM>
class BusMasterBase<32, S NUM>
 BusMasterBase( void );
 ~BusMasterBase( void );
                                                                  Specialized
 void setMasterResetPort32( sc in<bool> *resetPort, ... );
                                                                  for 32bits*
 void setMasterFreqPort32( sc_in<uint64> *freqPort, ... );
 void setInitiatorSocket32( unsigned char *socketName, ... );
 TlmInitiatorSocket<32> *iSocket32[S NUM];
 BusMasterIf<32> *mBusMasterIf32[S NUM];
template<unsigned int S NUM>
class BusMasterBase<64, S NUM>
 BusMasterBase( void );
 ~BusMasterBase( void );
                                                                  Specialized
                                                                  for 64bits*
 void setMasterResetPort64( sc in<bool> *resetPort, ... );
 void setMasterFreqPort64( sc_in<uint64> *freqPort, ... );
 void setInitiatorSocket64( unsigned char *socketName, ... );
 TlmInitiatorSocket<64> *iSocket64[S NUM];
 BusMasterIf<64> *mBusMasterIf64[S NUM];
```

```
* About specialized template.
This is solution for creation of several socket which is various bus width.

Ex. Case of creation of master IP which has 32bits-socket x 2 and 64bits-socket x 3:

class MASTER()
:BusMasterBase<32,2>,
BusMasterBase<64,3>
{
...
}
```

#### Continuation of BusMasterBase.h

```
template<unsigned int S NUM>
class BusMasterBase<128, S NUM>
 BusMasterBase( void );
 ~BusMasterBase( void );
                                                                  Specialized for
 void setMasterResetPort128( sc in<bool> *resetPort, ... );
                                                                     128bits*
 void setMasterFreqPort128( sc_in<uint64> *freqPort, ... );
 void setInitiatorSocket128( unsigned char *socketName, ... );
 TlmInitiatorSocket<128> *iSocket128[S NUM];
 BusMasterIf<128> *mBusMasterIf128[S_NUM];
```



### BusMasterIf.h

```
template<unsigned int BUSWIDTH>
class BusMasterIf:
 public sc module,
 public virtual TlmBwTransportIf
 BusMasterIf( sc_module_name name,
              sc in<bool>, &resetPort,
                                                          constructor
              sc in<uint64> &freqPort,
              TlmInitiatorSocket<BUSWIDTH> &iSocket );
 ~BusMasterIf( void ):
                                   destructor
 bool read( TImTransactionType &trans,
                                                               read
           bool debug = false,
           BusTime tt = 0,
           bool withWait = false );
 bool write( The fransaction Type & trans.
             nol debug = false,
                                                              write
 typedef of
              \lim_{t\to\infty} tt = 0,
                'withWait = false );
 sc time
                                                                            DMI is not supported
 TImSyncEnum nb_transport_bw( TImTransactionType &trans,
                                 TImPhase &phase,
                                                                                    OSCI TLM2.0 API
                                 BusTime t &t );
 void invalidate_direct_mem_ptr( uint64 startRange, uint64 endRange );
 void setFuncModulePtr( BusMasterFuncIf *pFuncModule ).
                                                              Set functional part pointer
 void setTransNmbLmt( unsigned int nmb );
 void setBusProtocol( BusProtocol_t protocol );
                                                       Set transaction limit number
                                                    Set bus protocol
```

\* About transaction completion notice API
At using argument withWait of the read/write function in True, read/write function
returns after transaction completion. At using withWait in False, read/write function
returns immediately after a transaction transmission, and Bus I/F part notifies Functional
part of transaction completion by calling completion notice API notifyTransComp defined
in Functional part.

THE NESAS

#### BusMasterFuncIf.h

```
class BusMasterFuncIf
                                 Constructor
BusMasterFuncIf( void );
                                                                     Notify transaction transmission
~BusMasterFuncIf( void );
                                  Destructor
virtual void notifyTransSend( TlmTransactionType &trans, BusTime_t &t );
virtual void notifyTransComp( TlmTransactionType &trans, BusTime_t &t );
                                                                       When using the APIs called from Bus I/F part,
                                                                       the are overwritten in Functional part.
                                Notify transaction completion
```



20

#### BusSlaveBase.h

```
template<unsigned int BUSWIDTH, unsigned int S NUM>
class BusSlaveBase
 BusSlaveBase( void );
                             Constructor
 ~BusSlaveBase( void );
                             Destructor
                                                            Set reset port pointer
 void setSlaveResetPort( sc in<bool> *resetPort, ... );
 void setSlaveFreqPort( sc in<uint64> *freqPort, ... );
                                                           Set frequency port pointer
 void setTargetSocket( unsigned char *socketName, ... ):
                                                              Instantiate sockets
 TlmInitiatorSocket<BUSWIDTH> *tSocket[S NUM];
                                                            Socket pointer array
 BusSlaveIf<BUSWIDTH> *mBusSlaveIf[S NUM];
                                                        Bus I/F pointer array
template<unsigned int S NUM>
class BusSlaveBase<32, S NUM>
 BusSlaveBase( void ):
 ~BusSlaveBase( void );
                                                                 Specialized
 void setSlaveResetPort32( sc in<bool> *resetPort, ... );
                                                                 for 32bits*
 void setSlaveFreqPort32( sc_in<uint64> *freqPort, ... );
 void setTargetSocket32( unsigned char *socketName, ... );
 TlmInitiatorSocket<32> *tSocket32[S NUM];
 BusSlaveIf<32> *mBusSlaveIf32[S NUM];
template<unsigned int S NUM>
class BusSlaveBase<64, S NUM>
 BusSlaveBase( void );
 ~BusSlaveBase( void );
                                                                 Specialized
                                                                 for 64bits*
 void setSlaveResetPort64( sc_in<bool> *resetPort, ... );
 void setSlaveFreqPort64( sc_in<uint64> *freqPort, ... );
 void setTargetSocket64( unsigned char *socketName, ... );
 TlmTargetSocket<64> *tSocket64[S NUM];
 BusSlaveIf<64> *mBusSlaveIf64[S NUM];
```

```
* About specialized template.
This is solution for creation of several socket which is various bus width.

Ex. Case of creation of master IP which has 32bits-socket x 2 and 64bits-socket x 3:

class SLAVE()
:BusSlaveBase<32,2>,
BusSlaveBase<64,3>
{
...
```

### BusSlaveBase.h (continuation)

```
template<unsigned int S NUM>
class BusSlaveBase<128, S NUM>
 BusSlaveBase( void );
 ~BusSlaveBase( void );
                                                                  Specialized for
 void setSlaveResetPort128( sc in<bool> *resetPort, ... );
                                                                     128bits*
 void setSlaveFreqPort128( sc_in<uint64> *freqPort, ... );
 void setTargetSocket128( unsigned char *socketName, ... );
 TImTargetSocket<128> *tSocket128[S NUM];
 BusSlaveIf<128> *mBusSlaveIf128[S_NUM];
```



#### BusSlaveIf.h

```
template<unsigned int BUSWIDTH>
class BusSlaveIf:
 public sc module,
 public virtual TlmFwTransportIf
 BusSlaveIf( sc_module_name name,
                                                  Constructor
            sc in<bool>, &resetPort,
            sc in<uint64> &freqPort,
            TlmTargetSocket < BUSWIDTH > &tSocket );
 ~BusSlaveIf( void ):
                                 Destructor
                                                           For APB
 void setReadLatency( unsigned int readLatency );
void setWriteLatency( unsigned int writeLatency);
 void setReadInitialLatency( unsigned int readLatency );
                                                               For AXI
                                                                                        Set latencies
 void setWriteInitialLatency( unsigned int writeLatency);
 void setReadFirstDataLatency( unsigned int readLatency );
 void setWriteFirstDataLatency( unsigned int writeLatency);
 void setReadNextDataLatency( unsigned int readLatency );
 void setWriteNextDataLatency( unsigned int writeLatency);
 void setFuncModulePtr( BusSlaveFuncIf *funcModule );
                                                               Set functional part pointer
 void setTransNmbLmt( unsigned int nmb );
                                                                 Set transaction limit number
 void setBusProtocol( BusProtocol t protocol);
                                                              Set bus protocol
 TlmSyncEnum nb transport fw( TlmTransactionType &trans,
                                TImPhase &phase.
                                sc_core::sc_time &t );
 void b_transport( TlmTransactionType &trans, sc_core::sc_time &t );
                                                                                            OSCI TLM2.0 API
 int transport dbg( TlmTransactionType &r );
 bool get_direct_mem_ptr( TlmTransactionType &trans, tlm::tlm_dmi& dmiData );
                                                                                Dummy(DMI is not supported)
```

### BusSlaveFuncIf.h

```
class BusSlaveFuncIf
                             Constructor
BusSlaveFuncIf( void );
 ~BusSlaveFuncIf( void );
                              Destructor
virtual void read( unsigned int offsetAddress,
                  TImTransactionType &trans,
                  BUSTime t *t,
       *2
                  bool debug = false ) = 0;
                                                                 APIs called from the Bus I/F part
                                                         *1
virtual void write( unsigned int offsetAddress,
                  TImTransactionType &trans,
                   BusTime t *t,
                  bool debug = false ) = 0;
virtual void setfunc( ADDRESS_TYPE size );

✓ The memory size set function (It's called from bus)
```

- \*1:read and write API must be overwritten in Functional part class. setfunc API should be overwritten only at setting the memory size from bus.
- \*2:BusTime\_t is typedef of sc\_core::sc\_time



## Time spending class

#### BusTimeBase.h

```
class BusTimeBase
{
    BusTimeBase( void );
    ~BusTimeBase( void );
    Postructor

void elapseTime( double t, BusTimeUnit_t u );
    void elapseTime( BusTime_t t );
    void elapseTime( double t );

    bool readResetPort( void );
    void setResetForBusTimeBase( sc_in<bool> *resetPort );
    Set reset port pointer
}
```


```
: BusTime_t is typedef of sc_core::sc_time_t.
BusTimeUnit_t is typedef of sc_core::sc_time_unit.
```




3. How to create master/slave IP



## How to create Bus master IP



(64 bit width socket x 1, 32-bit width sockets x 2)



(64-bit width socket x 1, 32-bit width sockets x 2)

### MASTER.cpp

```
MASTER::~MASTER( void ){}
         #include "MASTER.h"
         MASTER::MASTER( sc module name ):
                                                                  void MASTER::process( void )
          sc module( name),
          BusMasterBase<64,1>(),
                                                                    while(1){
          BusMasterBase<32,2>(),
          resetPort( "resetPort" ),
                                                                     mpCore->transportProcess();
          freqPort( "freqPort" ),
          mpCore((CoreFunction *)0)
          // BusMasterBase setting for 64bit bus socket
          setMasterResetPort64( &resetPort );
                                                         Reset port and
          setMasterFregPort64( &fregPort );
                                                        frequency port
          setInitiatorSocket64( "isx" );
                                                        pointers are set
          // BusMasterBase setting for 32bit bus socket
          setMasterResetPort32( &resetPort, &resetrort );
          setMasterFregPort32( &fregPort, &fregPort );
          setInitiatorSocket32( "isg", "isl" );
                                                             Create sockets
          // instantiation for Core function
          mpCore = new CoreFunction( mBusMasterIf64[0],
                                                                 Set Functional part pointer
                                       mBusMasterIf32[0],
 Instantiate
                                                                       to Bus I/F part
functional part

√mBusMasterIf32[1] );

          mBusMasterIf64[0]->setFuncModulePtr( mpCore );
                                                                  Set Bus I/F part pointer
                                                                                                      The description
          mBusMasterIf32[0]->setFuncModulePtr( mpCore );
                                                                      to Bus I/F part
          mBusMasterIf32[1]->setFuncModulePtr( mpCore );
                                                                                                      in SystemC is
          mBusMasterIf64[0]->setBusProtocol( BUS AXI );
                                                                                                     written in outer
                                                                   Set bus protocol
          mBus MasterIf32[0]->setBusProtocol( BUS APB );
                                                                                                        fence of IP
                                                                    to Bus I/F part
          mBusMasterIf32[1]->setBusProtocol(BUS APB);
          mBusMasterIf64[0]->setTransNmbLmt(10);
                                                                    Set number of
          mBusMasterIf32[0]->setTransNmbLmt(1);
                                                                   transaction limit
          mBusMasterIf32[1/]->setTransNmbLmt(1);
                                                          Member function of BusMasterIf class
          SC_THREAD( process );
             Member of BusMasterBase class
```

(64 bit width socket x 1, 32-bit width sockets x 2)

```
Define the
                      Include
                                             Functional part class
                   BusMasterIf.h
CoreFunction.h
 #include "BusMasterIf.h"
                                                                      Set Bus I/F part pointer
 #include "BusMasterFuncIf.h"
                                           Derived from
class CoreFunction: BusMasterFuncIf{
                                         BusMasterFuncIf
 public:
  CoreFunction( BusMasterIf<64>*, BusMasterIf<32>*, BusMasterIf<32>*);
  ~CoreFunction(void);
                                                                     Overwrite pure
  void transportProcess( void );
  void notifyTransSend( TImTransactionType &trans, BusTime t &t );
                                                                     virtual function
  void notifyTransComp( TImTransactionType &trans, BusTime_t &t );
 private:
  BusMasterIf<64> *mBusIf1;
  BusMasterIf<32> *mBusIf2, *mBusIf3;
                                                                      Create payload object and
  unsigned char mData1[1024], mData2[1024], mData3[1024];
                                                                      data storage.
  TlmBasicPayload mPayload1, mPayload2, mPayload3;
 TlmG3mExtension mG3mExt1, mG3mExt2, mG3mExt3;
                                                                      At least these objects are
                                                                      kept between start and
                                                                      end of transaction.
                                   Only TlmBasicPayload is
                                   used at debug access.
```

30


(64 bit width socket x 1, 32-bit width sockets x 2)

#### CoreFuntion.cpp

```
#include "CoreFunction.h"
                       CoreFunction::CoreFunction(BusMasterIf<64> *busIf1,
                                                   BusMasterIf<32> *busIf2,
                                                   BusMasterIf<32> *busIf3 )
                         : mBusIf1( busIf1 ), mBusIf2( busIf2 ), mBusIf3( busIf3 )
                         for( int i; i < (int)1024; i++ ) mData[i] = 0;
                         mPayload1.set_extension( &mG3mExt1 );
                                                                        Extension payload pointer
                         mPayload2.set extension( &mG3mExt2 );
                                                                        set to generic payload.
                         mPayload3.set extension( &mG3mExt3 );
                       CoreFunction::~CoreFunction( void ){}
                        void CoreFunction::transportProcess( void )
                         mPayload1.set_address(0x10000001); // set payload
                         mBusIf1->write( mPayload1,... );
                                                              //write from socket1
Identify I/F at
transmission
                         mPayload2.set address(0xFFFF0100); // set payload
                         mBufIf2->read( mPayload2,... );
                                                              //read from socket2
   Overwrite
   transaction
                        void CoreFunction::notifyTransComp(TImTransactionType &trans, BusTime_ &t )
   transmission
   notice API
   Overwrite
                        void CoreFunction::notifyTransComp(TImTransactionType &trans, BusTime_t &t)
   transaction
   completion
                                                                                       Data is get from trans.
  notice API
                 oup C()
```

RENESAS

### How to create Bus slave IP



#### Procedure

- 1. Bus slave IP is derived from BusSlaveBase.(A bus width of socket and the number are designated by a template argument in a BusSlaveBase class.)
- 2. The Functional part class derived from BusSlaveFuncIf class is instantiated.
- 3. Port and SystemC description are written in Bus slave IP layer and the description should be separated from the Functional part.

#### File list related to Bus slave IP

file name	explanation
BusSlaveBase.h	Base class of bus slave IP is defined.
BusSlaveIf.h	Bus I/F class is defined. When BusSlaveBase is inherited, this class is instantiated automatically in the bus slave IP.
BusSlaveFuncIf.h	Base class of Functional part of bus slave IP is defined. API called by Bus I/F part is defined as pure virtual.
OSCI2.h	TlmTargetSocket class which is derived from tlm_target_socket and extended payload classes are defined.

#### LLWEB-00010925 ZSG-F31-12-0029-01

### Example of Bus slave IP (32-bit width socket x 1)

```
Specify bus width and
                 Include
                                       the number of socket.
                                                                                                     The description
            BusSlaveBase.h
                                                                                                      in SystemC is
 SLAVE.h
                                                          SLAVE.cpp
                                                                                                     written in outer
#include "BusSlaveBase.h"
                                                         #include "SLAVE.h"
                                                                                                       fence of IP
#include "MemoryFunction.h"
                                                         SLAVE::SLAVE( sc module name name,
class SLAVE
                                                                        unsigned int
                                                                                         rILatency,
: public sc module, public BusSlaveBase<32,1>
                                                                        unsigned int
                                                                                         wILatency,
                                                                        unsigned int
                                                                                         rFDLatency,
           Derived from sc module
                                        Derived from BusMasterBase
public:
                                                                        unsigned int
                                                                                         wFDLatency,
 MemoryFunction *mFunc;
                                                                        unsigned int
                                                                                         rNDLatency,
                                                                        unsigned int
                                                                                         wNDLatencv ):
                               Functional part pointer
 SLAVE( sc module name name,
                                                            sc module( name ),
         unsigned int
                          rLatency,
                                                            BusSlaveBase<32,1>()
                                                                                                 Instantiate
         unsigned int
                          wLatency );
                                                                                               functional part
                                                           setSlaveResetPort32( &resetPort );
                                                            setSlaveFreqPort32( &freqPort );
 ~SLAVE(void);
                                                                                                    Set latency to Bus I/F
                                                            setTargetSocket32( "ts" );
 sc in<bool>
               resetPort;
                                                            mFunc = new MemoryFunction();
                              Necessary port is
                                                            mBusSlaveIf32[0]->setFuncPtr( mFunc );
 sc in<uint64> freqPortt;
                              defined
                                                            mBusSlaveIf32[0]->setReadInitLatency( rILatency );
                                                            mBusSlaveIf32[0]->setWriteInitLatency( wILatency );
};
                                                            mBusSlaveIf32[0]->setReadFirstDataLatency( rFDLatency );
                                                           mBusSlaveIf32[0]->setWriteFirstDataLatency( wFDLatency );
                                                            mBusSlaveIf32[0]->setReadNextDataLatency( rNDLatency );
                                                           mBusSlaveIf32[0]->setWriteNextDataLatency( wNDLatency );
                                                            mBusSlaveIf32[0]->setBusProtocol( BUS_APB );
                                                            mBusSlaveIf32[0]->setTransNmbLmt(1);
                         Member of BusSlaveBase class \
                                                                                        Member of BusSlaveIf class
                                                         SLAVE::~SLAVE(void){}
```

### Example of Bus slave IP (32-bit width socket x 1)


```
Include
               BusSlaveFuncIf.h
MemoryFunction.h
#include "BusSlaveFuncIf.h"
class MemoryFunction
                             Derived from
   : public BusSlaveFuncIf
                            BusSlaveFuncIf
public:
 MemoryFunction(void);
 ~MemoryFunction(void);
 void read( TlmBasicPayload &payload,... );
 void write( TImBasicPayload &payload,... );
 void setfunc( ADDRESS TYPE size );
private:
 unsigned char *mMem;
                                 read/write must
                                 be overwritten.
                                setfunc should
                                 be overwritten if
                                setfunc is used
```

#### MemoryFunction.cpp

```
SLAVE::MemoryFunction::MemoryFunction(void){}
SLAVE::MemoryFunction::~MemoryFunction(void){}
void SLAVE::MemoryFunction::
                                                  Read API
read( TlmBasicPayload &payload, ... )
 memcpy( payload.Data, &mMem[payload.Address], payload.Length );
void SLAVE::MemoryFunction::
                                                  Write API
write( TlmBasicPayload &payload, ... )
 memcpy( &mMem[payload.Address], payload.Data, payload.Length );
void SLAVE::MemoryFunction::
                                   Memory size set API needed
setfunc( ADDRESS TYPE size )
                                   if memory size is set by bus.
 mMem = new unsigned char [size];
 for(int i=0; i < size; i++) mMem[i] = 0;
```

How to create Time spending class

(example. Bus master IP)



### Example of Time spending class

Regardless of master or slave, the module which spends time in the Functional part, should be derived from the base class...

#### MASTER.h

```
#include "BusMasterBase.h"
#include "BusTimeBase.h"
#include "CoreFunction.h"
class MASTER
: public sc module,
 public BusMasterBase<32,1>,
  BusTimeBase -
                     Derived from BusTimeBase
 CoreFunction *mFunc;
 SC HAS_PROCESS( MASTER );
 MASTER( ... );
 ~MASTER(void);
 void process( void );
```

#### CoreFunction.h

```
#include "BusMasterIf.h"
class CoreFunction
public:
 CoreFunction(...);
 ~CoreFunction(void);
 void coreProcess( ... );
 private:
 mpParent;
```

# MASTER.cpp

```
#include "master.h"
MASTER::MASTER( sc module name name, ... ):
  sc module( name ),
  BusSlaveBase<32,1>(),
  BusTimeBase()
                                               Set reset port
 setResetForBusTimeBase( &resetPort );
                                                  pointer
 mFunc = new CoreFunction( ..., this );
void MASTER::process( void )
 while{
  mFunc->coreProcess( ... );
  CoreFunction.cpp
#include "CoreFunction.h"
```

```
CoreFunction::CoreFunction(BusTimeBase *parent)
:mpParent(parent)
{}
void CoreFunction::coreProcess( ... )
 parent->elapseTime( 10, SC_NS );
                                             Time spending
```

### The notice at the IP creation

- Transaction object (payload) should be created by Functional part of bus master in all communication mode (AT,LT and debug access), and it's necessary to keep the object until transaction is completed. Bus slave must not create another transaction object by itself in backward path (nb transaction bw) and must use the transaction object received by a forward pass (nb\_transaction\_fw) in AT.
- Should consider that there is a possibility that a debug transaction processing performs in the normal transaction processing.



## 4. OSCI TLM2.0 coding style




### Coding style: Fast mode (LT)

- LT with a temporal decoupling is used.
- Interconnect and slave IP appropriate the spending time to 2nd argument t of b\_transport and bus master synchronizes simulation time in any timing.

#### The time quantum Target Initiator Quantum = 1us Simulation time = 1us Local time offset b\_transport(t, 950ns); Call +950ns +970ns Return b\_transport(t(970ns); **Appropriate** spending time **Synchronous** Call b\_transport(t, 990ns); +990ns to argument t over the time +1010ns quantum Return b\_transport(t, 1010ns); wait (1010ns) Simulation time = 2010ns b transport(t, 0ns); Call +0ns

### Coding style: accuracy mode (2 phase AT)

- AT using the return pass
- Basically Time is spent by the IP which actually spend the time.



5. Definition of bus communication timing and parameterization of latency



Refer to "SC-HEAP\_E3: bus IF TLM timing specification(ZSG-F31-12-0030-01)"




## 6. Data packing




### Data packing

Data is packed from the identified start address only for the size.

Ex. The case of 1 byte access to the address which is 1 offset address in 4 bytes alignment.





# 7. Payload



### **Payload**

Use generic payload + extension payload by tlm\_extension class of OSCI TLM-2.0 is used.

Followings are used according to the bus.

#### [Payload list]

Class name	Function	Note
TlmBasicPayload.	Basic payload which includes command, address and data.	Typedef of tlm_generic_payload
TImG3mExtension	G3MSS common side band signals	The extension payload which derived from tlm_extension class
TlmAxiExtension.	Extension payload for AXI	The extension payload which derived from tlm_extension class
TlmVpiExtension.	Extension payload for VPI	The extension payload which derived from tlm_extension class
TlmAhbExtension.	Extension payload for AHB	The extension payload which derived from tlm_extension class
TlmApbExtension.	Extension payload for APB	The extension payload which derived from tlm_extension class

### Payload handling

#### Ex. AXI bus

Case of payload set in bus master

```
TlmBasicPayload mBasicPayload;
mBasicPayload.set_read();
...
TlmG3mExtension mG3mExtension;
mG3mExtension.setDmaAccess(false);
...
TlmAxiExtension mAxiExtension;
mAxiExtension.setBurstType(INCR);
...
mBasicPayload.setExtension( mG3mExtension );
mBasicPayload.setExtension( mAxiExtension );
read( mBasicPayload );
```

3 payloads are used by AXI bus.

- TlmBasicPayload.
- TImG3mExtension
- TlmAxiExtension.

```
//create basic payload
//set payload members

//create G3M extension payload
//set payload members

//create AXI extension payload
//set payload members

//transmission
```

#### Case of payload get in bus slave



## Payload member(1)

#### [Basic payload (TlmBasicPayload)]

member name	fuction name	bit number	type	bus	signal on the hardware	API
m_address	address	64	uint64	all buses	Payload	void set_address (unsigned char*) uint64 get_address (void)
m_command	command	-	BUS_COMMAND (typedef of tlm_command)	all buses	Payload	void set_write (void) void set_read (void) bool is_write (void) bool is_read (void) (It's set as read in case of all except for read/write.)
m_data	data pointer	64	unsigned char*	all buses	Payload	void set_data_ptr (unsigned char*) unsigned char* get_data_ptr (void)
m_length	data length	-	unsigned int	all buses	Payload	void set_data_length (unsigned int) unsigned int get_data_length (void)



### Payload member(2)

#### [G3M subsystem common side band signal (TlmG3mExtension)]

member name	function name	bit number	type	bus use	signal on the hardware	API
mDmaAccess	DMA access	1	bool	all bus	G3MSS common side band	void setDmaAccess(bool) bool isDmaAccess(void)
mTcId	TCID (thread identifier)	6	unsigned char	all bus	G3MSS common side band	void setTcId(unsigned char) unsigned char getTcId(void)
mVcId	VCID (virtual machine identifier)	3	unsigned char	all bus	G3MSS common side band	void setVcId(unsigned char) unsigned char getVcId(void)
mPeId	PEID (PE identifier)	3	unsigned char	all bus	G3MSS common side band	void setPeId(unsigned char) unsigned char getPeId(void)
mSpId	SPID (system protection identifier)	2	unsigned char	all bus	G3MSS common side band	void setSpId(unsigned char) unsigned char getSpId(void)
mUserMode	UM (0:SV and the 1: user)	1	bool	all bus	G3MSS common side band	void setUserMode(bool) bool isUserMode(void)
mVirtualMode	VM (0: native and 1: virtual)	1	bool	all bus	G3MSS common side band	void setVirtualMode(bool) bool isVirtualMode(void)

### Payload member(3)

#### [Extended payload for AXI (TlmAxiExtension)]

Member name	function name	bit number	Туре	bus use	signal on the hardware	API	note
mBurstType	burst type	2	enum AxiBurst_t	AXI	signal for AXI I/F void setBurstType(AxiBurst_t) AxiBurst_t getBurstType(void)		
mLock	lock type	1	bool	AXI	signal for AXI I/F	void setLock(bool) bool isLock(void)	
mCachable	cachable/ uncachable	1	bool	AXI	signal for AXI I/F	void setCachable(bool) bool isCachable(void)	
mBufferable	bufferable/ unbufferable	1	bool	AXI	signal for AXI I/F	void setBufferable(bool) bool isBufferable(void)	
mSecure	protection type	3	unsigned char	AXI	signal for AXI I/F	void setSecure(unsigned char) unsigned char getSecure(void)	
mTransId	transaction ID	depend on master number	unsigned int	AXI	signal for AXI I/F	void setId(unsigned int) uint32 getId(void)	
mBitOpType	Side band signal (bit operation type)	2	enum AxiBitop_t	AXI	AXI bus side band	<pre>void setBitOpType(AxiBitop_t) AxiBitop_t getBitOpType(void)</pre>	
mBitOpPos	Side band signal (bit position at bit operation)	3	unsigned char	AXI	AXI bus side band	void setBitOpPos(unsigned char) unsigned char getBitOpPos(void)	



### Payload member(4)

#### [Extended payload for VPI (TlmVpiExtension)]

member name	function name	bit number	type	bus use	signal on the hardware	API	note
mMasterId	master ID	3	unsigned int	VPI	Signal for VPI I/F	void setMasterId(unsigned int) unsigned int getMasterId(void)	
mPacketId	packet ID	6	unsigned int	VPI	Signal for VPI I/F	void setPacketId(unsigned int) unsigned int getPacketId(void)	
mSlaveId	slave ID	4	unsigned int	VPI	Signal for VPI I/F	void setSlaveId(unsigned int) unsigned int getSlaveId(void)	
mRequestType	request type	4	enum VpiRequest_t	VPI	Signal for VPI I/F	void setRequestType(VpiRequest_t) VpiRequest_t getRequestType(void)	



### Payload member(5)

#### [Extended payload for AHB (TlmAhbExtension)]

member name	function name	bit number	type	bus use	signal on the hardware	API	Note
mBurstType	burst type	2	enum AhbBurst_t	АНВ	Signal for AHB I/F	<pre>void setBurstType(AhbBurst_t) AhbBurst_t getBurstType (void)</pre>	
mLock	lock type	1	bool	AHB	Signal for AHB I/F	void setLock(bool) bool isLock(void)	
mCachable	cachable/ uncachable	1	bool	AHB	Signal for AHB I/F	void setCachable(bool) bool isCachable(void)	
mbufferable	bufferable/ unbufferable	1	bool	AHB	Signal for AHB I/F	void setBufferable(bool) bool isBufferable(void)	
mPrivilege	privilege/user	1	bool	АНВ	Signal for AHB I/F	void setPrivilege(bool) bool isPrivilege (void)	
mDataOrOp	Data/OP code	1	enum AhbDataOrO P_t	АНВ	Signal for AHB I/F	void setDataOrOp(AhbDataOrOp_t) AhbDataOrOp_t getDataOrOp(void)	



### Payload member(6)

#### [Extended payload for APB (TlmApbExtension)]

member name	function name	bit number	type	bus use	signal on the hardware	API	note
mLock	lock signal	1	bool	АРВ	APB side band	void setLock(bool) bool isLock(void)	
mExclusion	Signal for exclusion	1	Bool	АРВ	APB side band	void setExclusion(bool) bool isExclusion(void)	

# RENESAS

Renesas Electronics Corporation

© 2012 Renesas Electronics Corporation. All rights reserved.