

Exploring SC-HEAP

Renesas Design Vietnam Co., Ltd. Duc Duong

10/06/11

Rev. 1.0

Outline

- 1. Introduction
- 2. Platform overview
 - 1. Hierarchy
 - 2. Directory structure
- 3. The simulation
 - 1. Configuration
 - 2. Output
- 4. Upcoming plan

1. Introduction


Introduction


Front-End Design Technology Development Department (FE) are working with MCU Software Division (S-tool team) to develop a V850-based SystemC verification platform for automotive customer (part of M40 project). It will be used for performance estimation and software development.

The new platform is customized from existing SC-HEAP platform. Therefore, investigating existing SC-HEAP is a good preparation for the development of the new platform.


2. Platform overview


Hierarchy of SC-HEAP platform (1/3)







Hierarchy of SC-HEAP platform (2/3)






Hierarchy of SC-HEAP platform (3/3)





Directory structure

```
pltfrmCompile
   -- build
     `-- ITintv1m
        |-- pltfrm.h, pltfrm.cpp ---> platform construction
        |-- Makefile, *.mk ---> 'make' files
        I-- sim.x
                        ---> executable file
        |-- heap.cfg
                             ---> configuration files
        I-- *.map
                             ---> address map files
        `-- run*.csh
                             ---> execution script
   -- include
                             ---> Header files
     I-- HEAPPlatform.h
     I-- NSMV85E2SPFPV01.h
     |-- PF3.h
   -- lib
     `-- SCHEAP-G4.a
                             ---> Archive of SC-HFAP
   -- lib-modelsO3
                             ---> Objective (*.o) files
   -- models
                             ---> User models
     I-- ATSLAVE
     I-- TIMER
     `-- tlm
   -- soft
                              ---> Software programs
     `-- intv1m v4 heap
```



2. The simulation

Simulation

How to start the simulation?

> Execute run_core.csh

Configuration file should be prepared to set parameter to the model. (sample on next slide)

Configuration file

```
heap.cfg
               // For SystemC clock
                                               = (10, SC NS);
               [CLOCK]
               // For HEAP(2CPU) or 1CPU platform
               [PLATFORM]
                                          = HEAP
               // For INTC module
                                          = (1, 1)
               [INTC 11]
               [INTC 21]
                                          = (1, 1)
Parameter
               // For V850E2R module
              [V850E2R MASK 12] = 0x1fffffff
                                                                        Output log files
               [V850E2R PROFILE MEMORY 12] = ITintv memory 12.log
               [V850E2R PROGRAM 12] = ../../soft/intv1m v4 heap/core1/core1.hex
               // For iLB module
               [ILB MAPFILE (13)
                                                                      Address map files
                                          = top.iLB 13.map
                                          = top.iLB 23.map
               [ILB MAPFILE 23]
                                  Model number
```

Address map file

The address range of the slave connected with the bus should be set.

```
top.dLB 14.map
; [ Format ]
; slave target port name StartAddress Size
; slave target port name is the target port name of the bus slave.
; It is with hierarchy path like "top.slave.target port".
: for FlashCache 15
E2SPFP.NSMVHEAPV02.CACHE 15.target port
                                                    0 \times 000000000
                                                                     0 \times 00040000
; for EXctrlMEM 18 (TLM2IF 3A1)
E2SPFP.NSMVHEAPV02.BRIDGE 17.target port
                                                    0 \times 00300000
                                                                     0x00100000
; for EXctrlMEM 28 (TLM2IF 3A1)
E2SPFP.NSMVHEAPV02.BRIDGE 17.target port
                                                    0 \times 00400000
                                                                     0x00100000
; for INTC 11
E2SPFP.NSMVHEAPV02.INTC 11.target port
                                                    0x1fff6000
                                                                     0 \times 00000460
; for Slave 34 via bridge 17
E2SPFP.NSMVHEAPV02.BRIDGE 17.target port
                                                    0 \times 00600000
                                                                     0x00008000
; for GTM24 35 via bridge 17
E2SPFP.NSMVHEAPV02.BRIDGE 17.target port
                                                    0x1ffffb00
                                                                     0x00000100
; for PEG 1H
E2SPFP.NSMVHEAPV02.PEG 1H.target port
                                                    0x1fff69a0
                                                                     0x00000020
```

(Sample of address map file)

Output log files

Various kinds of report files can be created: memory access, cache access, register access, CPU operation,...

				-,	9		,		- p - : - :	· · /				
												ITini	tv_re	gister_12.log
					Time	•	PC	Op	eCode	Mn	emonic	Register	οľ	Data
					170	0x00	002000		0xffff5640)	movhi	r:	10	0xffff0000
					170	0x00	002004		0x64905f2a	a	ld.h	r:	11	0x00000001
					100	0~00	002008		00005a61	L	cmp	0x5 (PSI	W)	0x00000021
						11	intv_m	emory_12.i	og dfecff80)	jarl	r	31	0x00002018
Tr d	ime		PC	Addre	ee Si	ze Ev	vent	Data	00d0062a	a	mov	r:	10	0x000100d0
1.	620		010048	0x00302		2e Ev 4		0x0000000	0020a7ea	a	ldsr	0x:	14	0x000100d0
	870		030004	0x00302		4		0xffff6400	3/10/00/623	3	mov	1	r3	0x0030340c
	920		03000 1	0×00303		<u>.</u> 1		0×00000000	30080627	4	mov	1	r4	0x0030a008
	320	UXUU	030000	UXUUJUJ	Jev				Tintv_fcache	25 loa	mov	1	r5	0x000182cc
								•	, ,,,,,,,,	_20.109	mov	1	r1	0x0030340c
	Cache Configuration I-Cache=8KB 2Way D-C						ache=0KB 0Way				cmp	0x5 (PSI	W)	0x00000020
											cmov	r	30	0x0030340c
	Time		PC		Address	Size	Eve	nt Result	Way-No.	Level	jarl	r	31	0x0001002c
		20	0x00000	000 0x	00000000	16	I	Miss		0	ori	0x5 (PSI	W)	0x00000021
		25	0x00000	000 0x	00000000	16	I	Miss		1	ori	1	r6	0x00000000
		80	0x00000	000 0x	0000010	16	I	Hit	0	0	mov	1	r1	0xffff6400
		100	0x00000	000 0x	00002000	16	I	Miss		0	ld.h		r8	0x00000000
		105	0x00000	000 0x	00002000	16	I	Miss		1	movhi		17	0x00300000
		160	0x00000	000 0x	00002010	16	I	Hit	0	0	mov		30	0x00300000
		180	0x00000	000 0x	00002020	16	I	Hit			ITintv_e	execution_su	ımm	ary_core1.log
		200	0x00000	000 0x	00002030	16	I	Hit	Execution	n Summa	rv			
		220	0x00000	000 0x	00002010	16	I	Hit	========	======	-1			
		240	0x00000	000 0x	00002020	16	I		ITintv_heap	cache	summary	core1 log	ions:	481
	-	260	0x00000		00020000	16			v_,,,oap	_545/75_	Janninar y	_00/07/109/		16000 nsec
		265	0x00000	000 0x	00020000	1	Cache	Summary						1600
		320	0x00000	000 0x	00020010	1	=====						•	
	Fetch access													
							Total number of Cache miss hit: 9							
							Total number of Executed Instructions: 481 Cache miss hit ratio: 0.0							
							Cach	e miss hit	t ratio:		(0.018711		

3. Upcoming plan

M40PF platform

The new platform is planned to be released in 2012/12 with below customized features from current platform:

- CPU architecture will be changed from V850E2R to RH850 G3x.
 - Number of CPU will be increased to four.
 - Main bus will be replaced by AXI.
 - New IP models (mainly APB peripherals) will be developed.
- A wrapper class similar to TLM common class will be provided for IP modeling.

Reference

- [1] SC-HEAP V3.11 Users Manual (OSCI version V850E2 HEAP)
- [2] SC-HEAP user modeling environment users manual.
- [3] SC-HEAP Trial.

