RENESAS Group CONFIDENTIAL	1/99
The test is did up contribute	<b>I</b> 1/33

【取扱注意**】改版時は旧版廃棄** 

仕様書

# **SC-HEAP E3**

# Platform functional specification THIS IS A TENTATIVE DOCUMENT CORRESPONDING TO THE JAPANESE DOCUMENT: MSS-SG-

12-0061-02.

【原紙香閲承認済み】

が似直閉分心のケー							
LLWEB-00009484_E							
MSS-S	MSS-SG-12-0061-02 E						
	2012/8/31						
MCU Softv	vare Tool [	Department					
MCU S	MCU Software Division						
Approve	Inspect issue						
	Sato						
Sato Yoshinaga							
	Arai						
		Otsuka					

# 本書の位置付け

本書は、SC-HEAP E3 プラットフォームの仕様書です。

# おことわり

本書に記載されている会社名・製品名等は各社の商標又は登録商標です。

本書の内容は、後日変更される場合があります。

本書に記載の技術について特許調査を行っておりません。

# **Table of Contents**

1. OVERVIEW	<u>12</u>
1.1. Corresponded Version	
1.2. 本書の位置付け	12
1.3. Usage of the model.	18
1.4. Features.	14
1.5. Runtime environment	14
1.6. Directory.	18
1.7. Module composition	
1.7. Wodule composition.	18
2. CREATE SIMULATOR	26
2.1. Machine environment.	
2.2. Preliminary check point	
2.3. Procedure to create a simulator	2′ı
3. SETTING FOR RUNNING SIMUALTOR	29
3.1. Setting environmental variable	29
3.2. Model configuration	29
3.3. Configuration setting for Multi	
3.4. Setting address map	
4. WRITING A TARGET PROGRAM	<u>37</u>
4.1. HEAP アーキテクチャにおけるターゲットプログラム作成の注意点	37
5. RUN SIMULATOR	38
5.1. Run the SystemC model only	
5.1.2. Preliminary check point.	38
5.1.3. Execution sequence.	<u>36</u>
5.2. Run the SystemC model connected with MUTLI	40
5.2.1. Machine environment.	40
5.2.2. Preliminary check point	
Useable Python methond on this platform	45
6. HOW TO CHECK ANALYSIS RESULT	44

8.7. Explanation of scheapE3.sln.....72

(	RENESAS Group CONFIDENTIAL	) 5/99
8.7.1.1. Environment variable needed before using scheap		
8.7.2. Structure of scheapE3.sln.		72
8.7.3. Structure of SCHEAP-E3-G5 EXE.vcxproj		<u>73</u>
8.7.4. Structure of scheapE3 g5.vcxproj		7 <u>6</u>
8.7.5. RH850 G5.vexproj <b>の</b> 構造		<u>79</u>
8.7.6. Structure of scheapE3 models.vcproj		<u>82</u>
8.7.7. Structure of PFV01.vcxproj		
8.8. Explanation of run_core* file		87
8.9. Explanation of run_multi* file		88
9. PROCEDURE TO ADD MODEL IP		91
9.1. Modify NSMVG3MSSV01 / NSMVG3MPEV01		91
9.1.1. Add port / channel		91
9.1.2. Add configuration variable.		
9.1.3. Modify constructor.		
9.1.4. Modify destructor.		91
9.1.5. Modify analysis procedure of configuration file		91
9.1.6. Modify procedure at simulation end		91
9.2. Modify NSMVRH850V01		92
9.3. Modify main.cpp.		92
9.4. Modify Makefile		92
9.5. Modify Makefile scheap		92
9.6. Modify Makefile scheap.tb.		92
9.7. Modify configuration file		92
9.8. Modify bus map file		92
9.9. Modify when adding Ptyhon command		93
10. OTHERS		94
10.1. Inevitable environmental variable to run simulator		94
10.2. Inevitable option to build SystemC library		
10.3. Error message		<u>95</u>
10.3.2. Warning message.		<u>95</u> 95
10.0.2. Warning message.		
11. TERMINOLOGY		<u>96</u>
12. REFERENCE		97
13. HISTORY		9 <u>8</u>

# Table of figures

FIGURE 1 TOP STRUCTURE (LINUX ACCELLERA/USK EDITION SYSTEMC)15
FIGURE 2 TOP STRUCTURE (WINDOWS ACCELLERA/USK EDITION SYSTEMC)16
FIGURE 3 RUNTIME ENVIRONMENT (LINUX ACCELLERA/USK EDITION SYSTEMC)16
FIGURE 4 EXAMPLE OF RUNTIME ENVIRONMENT: ITINTV1M (LINUX ACCELLERA/USK EDITION SYSTEMC)17
FIGURE 5 RUNTIME ENVIRONMENT (WINDOWS ACCELLERA/USK EDITION SYSTEMC)17
FIGURE 6 EXAMPLE OF RUNTIME ENVIRONMENT: ITINTV1M (WINDOWS ACCELLERA/USK EDITION SYSTEMC)17
FIGURE 7 DEBUG SERVER(LINUX ACCELLERA/USK EDITION SYSTEMC)18
FIGURE 8 DEBUG SERVER (WINDOWS ACCELLERA/USK EDITION SYSTEMC)18
FIGURE 9 BUILD ENVIRONMENT OF MODEL IP (LINUX/WINDOWS ACCELLERA/USK EDITION SYSTEMC)18
FIGURE 10 SAMPLE PROGRAM19
FIGURE 11 SAMPLE PROGRAM : CAXI19
FIGURE 12 PLATFORM(RH850 HIERARCHY) (LINUX/WINDOWS ACCELLERA/USK SYSTEMC)21
FIGURE 13 PLATFORM(RH850 HIERARCHY) (LINUX/WINDOWS ACCELLERA/USK SYSTEMC) ON 2012/8/E22
FIGURE 14 SC-HEAP E3 CPUSS HIERARCHY (LINUX/WINDOWS ACCELLERA/USK SYSTEMC)23
FIGURE 15 SC-HEAP E3 CPUSS HIERARCHY (LINUX/WINDOWS ACCELLERA/USK SYSTEMC) ON 2012/2/E24
FIGURE 16 SC-HEAP E3 PE HIERARCHY (LINUX/WINDOWS ACCELLERA/USK SYSTEMC)25
FIGURE 17 SC-HEAP E3 PE HIERARCHY (LINUX/WINDOWS ACCELLERA/USK SYSTEMC) ON 2012/2/E25

( RENESAS Group CONFIDENTIAL ) 7/99
FIGURE 18 EXAMPLE OF PLURAL START ADDRESS / SIZE36
FIGURE 19 EXAMPLE OF ADDRESS (BUS) MAP FILE36
FIGURE 20 SOURCE TO ANALYZE CONFIGURATION FILE48
FIGURE 21 SOURCE TO INSTANTIATE G3MSS48
FIGURE 22 SOURCE TO DELETE G3MSS INSTANCE49
FIGURE 23 CONSTRUCTOR: SOURCE TO SET CONSTRUCTOR VARIABLE(EXCERPT FROM NSMVG3MSSV01)53
FIGURE 24 CONSTRUCTOR: SOURCE TO SET CONFIGURATION FILE53
FIGURE 25 CONSTRUCTOR: SOURCE TO INSTANTIATE EACH MODEL IP(EXCERPT FROM NSMVG3MPEV01)54
FIGURE 26 CONSTRUCTOR : SOURCE TO CONNECT EACH MODEL IP(EXCERPT FROM NSMVG3MPEV01)55
FIGURE 27 DESTRUCTOR SOURCE(EXCERPT FROM NSMVG3MSSV01)56
FIGURE 28 SOURCE TO ANALYZE THE CONFIGURATION FILE(EXCERPT FROM ISMVG3MPEV01)57
FIGURE 29 SOURCE TO ANALYZE THE COMMAND ARGUMENT(EXCERPT)58
FIGURE 30 INSTANTIATE TOP INSTANCE58
FIGURE 31 SOURCE TO START SIMULATION59
FIGURE 32 EXAMPLE TO INPUT COMMAND WHEN STARTING SIMULATION59
FIGURE 33 SOURCE CODE TO FINISH PYTHON59
FIGURE 34 SORUCE CODE TO DELETE RH850 HIERARCHY59
FIGURE 35 SOURCE TO FINISH SIMULATION60
FIGURE 36 DEFAULT TARGET ACTION IN TOP MAKEFILE62
FIGURE 37 RELEASE TARGET ACTION IN TOP MAKEFILE FILE62
FIGURE 38 DEBUG TARGET ACTION IN TOP MAKEFILE62

	RENESAS Group CONFIDENTIAL	8/99
FIGURE 39 CLEAN TARGET ACTION IN TO	P MAKEFILE	62
FIGURE 40 USK AND RELEASE-USK TARG	ET ACTION IN TOP MAKEFILE	63
FIGURE 41 DEFAULT-USK TARGET ACTION	N IN TOP MAKEFILE	63
FIGURE 42 CLEAN-USK TARGET ACTION I	N TOP MAKEFILE	63
FIGURE 43 VERSION TARGET ACTION IN T	OP MAKEFILE	63
FIGURE 44 ALL TARGET ACTION IN MAKE	FILE_SCHEAP(EXCERPT)	66
FIGURE 45 CLEAN TATGET ACTION IN MA	KEFILE_SCHEAP(EXCERPT)	66
FIGURE 46 VERSION TARGET ACTION IN I	MAKEFILE_SCHEAP(EXCERPT)	67
FIGURE 47 SETTING BUILD RULE IN MAKE	EFILE_SCHEAP.TB	70
FIGURE 48 ALL TARGET ACTION IN MAKE	FILE_SCHEAP.TB	70
FIGURE 49 \$(TARGET) TARGET ACTION IN	MAKEFILE_SCHEAP.TB	71
FIGURE 50 CLEAN TARGET ACTION IN MA	KEFILE_SCHEAP.TB	71
FIGURE 51 \$(LIBPATH)/MAIN.O TARGET ACDEPENDENCY)		
FIGURE 52 \$(LIBPATH)/PLTFRM.O TARGET FILE DEPENDENCY)		
FIGURE 53 \$(LIBPATH)/SHPYTHONAPI.O T. MAKEFILE_SCHEAP.TB(USE FILE DEPENDENCE)	ARGET ACTION IN DENCY)	71
FIGURE 54 SOURCE OF RUN_CORE.CSH		87
FIGURE 55 SOURCE OF RUN_MULTI.CSH	FOR 2CPU	89

# Table of tables

TABLE 1 RUNTIME ENVIRONMENT	14
TABLE 2 MODULE AND MODEL IP	20
TABLE 3 MACHINE ENVIRONMENT(CREATE SIMULATOR)	26
TABLE 4 MACHINE ENVIRONMENT RELEASE PERSON IN CHARGE USES(CREATE SIMULATOR)(LINUX ACCELLERA/USK SYSTEMC)	
TABLE 5 SYSTEM ATTRIBUTE	30
TABLE 6 OUTPUT ERROR MESSAGE	30
TABLE 7 ロギング機能	30
TABLE 8 端子 VCD 出力機能	30
TABLE 9 CONNECT / UNCONNECT PERIPHERAL MACRO (XUSE ON LINUX/WIDNOWS ACCELLERA/USK EDITION SYSTEMC)	31
TABLE 10 ATTRIBUTE OF G3MCPU	31
TABLE 11 ATTRIBUTE OF AHB BUS(AHB)	33
TABLE 12 ATTRIBUTE OF GAPB BUS(GAPB)	33
TABLE 13 ATTRIBUTE OF LAPB DECODER(PEX_LAPB_DECODER)(X IS CORE NUMBER)	33
TABLE 14 ATTRIBUTE OF MULTI CONFIGURATION FILE	35
TABLE 15 MACHINE ENVIRONMENT(USE ONLY SIMULATOR)	38
TABLE 16 MACHINE ENVIRONMENT (WHEN IT'S CONNECTED WITH MULTI AND IT'S CARRIED OUT.)	
TABLE 17 CONNECT/UNCONNECT PERIPHERAL MACROS	47
TABLE 18 EXTERNAL COMMON PORT	49
TABLE 19 EXTERNAL PORT TO GLOBAL APB	49
TABLE 20 EXTERNAL PORT TO GLOBAL AHB SLAVE	50

RENESAS Group CONFIDENTIAL	
TABLE 21 EXTERNAL PORT TO GLOBAL AHB MASTER	50
TABLE 22 EXTERNAL PORT TO INTC1	50
TABLE 23 EXTERNAL PORT TO INTC2	50
TABLE 24 COMMON PORT / CHANNEL	50
TABLE 25 CHANNEL BETWEEN INT2 AND G3MPE HIERACHY	51
TABLE 26 MESINT-OR CHANNEL	51
TABLE 27 OR-INTC CHANNEL	51
TABLE 28 V850E3-TSU CHANNEL	51
TABLE 29 V850E3-PPU CHANNEL	51
TABLE 30 EXTERNAL IOB PORT	51
TABLE 31 VARIABLE FOR AHB BUS(AHB)	52
TABLE 32 VARIABLE FOR GAPB BUS(GAPB)	52
TABLE 33 VARIABLE FOR LAPB DECODER(PEX_LAPB_DECODER)	52
TABLE 34 COMMAND ARGUMENT	58
TABLE 35 MAKE TARGET IN TOP MAKEFILE	61
TABLE 36 MAKE VARIABLE IN TOP MAKEFILE	61
TABLE 37 MAKE TARGET IN MAKEFILE_SCHEAP	64
TABLE 38 MAKE VARIABLE IN MAKEFILE_SCHEAP	64
TABLE 39 SETTING VALUE OF C++ COMPILE OPTION	65
TABLE 40 MAKE TARGET IN MAKEFILE_SCHEAP.TB	67
TABLE 41 MAKE VARIABLE IN MAKEFILE_SCHEAP.TB	68
TABLE 42 SETTING VALUE OF C++ COMPILE OPTION	70
TABLE 43 COPIED FILE AND DESTINATION OF COPY	72

	(	R	RENESAS	Group	CONFI	DENTIAL	11/99
TABLE 44 PROJECTS IN SCHEAPE3.SLN		••••					73
TABLE 45 SOLUTION OF SCHEAPE3.SLN							73
TABLE 46 SOLUTION OF SCHEAP-E3-G5_E	EXE.V	VC:	XPROJ				73
TABLE 47 FILTER IN SCHEAP-E3-G5_EXE.\	VCXP	PR	OJ				74
TABLE 48 SETTING VALUE IN SCHEAP-E3-	-G5_E	EX	E.VCXI	PROJ			74
TABLE 49 SOLUTION FOR SCHEAPE3-G5.\	<b>VCXP</b>	PR	OJ				76
TABLE 50 FILTER IN SCHEAPE3-G5.VCXPR	ROJ						77
TABLE 51 SETTING VALUE IN SCHEAPE3-0	G5.V0	СХ	PROJ.				77
TABLE 52 SOLUTION OF RH850_G5.VCXPF	ROJ	••••					79
TABLE 53 FILTER IN RH850_G5.VCXPROJ							79
TABLE 54 SETTING VALUE IN RH850_G5.V	CXPF	RC	)J				80
TABLE 55 SOLUTION FOR SCHEAPE3_MO	DELS	S.V	/CPRO	J			82
TABLE 56 FILTER IN SCHEAPE3_MODELS.	VCXF	PR	OJ				82
TABLE 57 SETTING VALUE IN SCHEAPE3-	MODE	EL	S.VCX	PROJ			83
TABLE 58 SOLUTION IN PFV01.VCXPROJ		••••					85
TABLE 59 FILTER IN PFV01.VCXPROJ							85
TABLE 60 SETTING VALUE IN PFV01.VCXP	ROJ.						85
TABLE 61 SHELL SCRIPT VARIABLE IN RU	N_C	OR	RE.CSH				87
TABLE 62 SHELL SCRIPT VARIABLE IN RU	N_M	UL	TI.CSH	l			88

# 1. Overview

1.1. Correspo nded Version

This document describes the specification for SC HEAP E3 V1.00.

1.2.本 書 の 位 置付け

本書の対象読者は、以下に示すマイコンハードウェア設計者およびマイコンソフトウェア開発者です。

- A) リリース物件の SC-HEAP E3 シミュレータの動作確認を行ないたいだけの方 (リリース物件検収者)
- B) リリースされた SC-HEAP E3 アーキテクチャを変更せずに、その上で動く RH850 マイコンソフトウェアの 動作特性を知りたい方 (マイコンソフトウェア開発者)
- C) リリースされた SC-HEAP E3 アーキテクチャの構造は変更しないが、あるモデル IP の機能を修正・追加したい方 (マイコンハードウェア設計者)
- D) リリースされた SC-HEAP E3 アーキテクチャの構造を変更し、新規モデル IP を追加したい方 (マイコンハードウェア設計者)

#### 本書を読むことによって、以下のことがわかります。

- 1) V850 E3(RH850)アーキテクチャをもつ SystemC シミュレータの作成方法(1.7章)
- 2) シミュレーション実行のためのコンフィギュレーション設定およびアドレスマップの設定方法 (Error: Reference source not found 章)
- 3) シミュレーション実行する V850 E3(RH850)ターゲットプログラムの作成方法(Error: Reference source not found 章)
- 4) シミュレーションの実行方法(Error: Reference source not found章)
- 5) 解析結果(シミュレーションログ)の見方(6章)
- 6) シミュレーション実行に関する注意事項(Error: Reference source not found章)
- 7) プラットフォーム構築ファイル群の構造(8章)
- 8) 新規にモデル IP を追加する場合の手順(9章)

#### 対象読者毎に読んでいただきたい章は以下の通りです。

	1章	2章	3章	4章	5章	6章	7章	8章	9章	10 章以降
読者A	0	0	0	0	0	1				0
読者B	0		0	0	0	0	0			0
読者C	0	0	0	0	0	0	0	0		0
読者 D	0	0	0	0	0	0	0	0	0	0

#### 本書を読むにあたっては、以下の前提知識が必要です。

- 1) Linux マシン上でのプログラム実行に関する知識
- 2) V850 E3(RH850)ターゲットプログラム作成の一般知識(アドレスマップ、RH850 アーキテクチャなどの知識)
- 3) トランザクションレベルのハードウェア動作の一般知識(レイテンシなどの知識)
- 4) SystemC の一般知識(モジュール宣言・接続などの知識)【新規 SystemC IP を追加する場合】

なおシミュレーションの実行で何か問題が生じた場合には、まずは Error: Reference source not found 章の「注意事項」を参照して下さい。

# 1.3. Usage of the model

This model (sometimes called "platform" in the document) targets RH850 MCU (Generation5) which include V850E3 (RH850) CPU subsystem and the peripherals especially for Autmotive application. In this model, CPU hierarchy is called "PE hierarchy", CPU subsystem including "PE hierarchy" is called "CPUSS hierarchy". The peripherals are connected outsinde of "CPUSS hierarchy".

This model will be used for

"SW development e.g. for Multicore SW"

"performance estimation before preparing RTL".

This platform consists of V850 E3(RH850) ISS (CForest, ASTC Fast ISS), INTC1/2, PE2PEINT, MEV, bus, bridge, gurad, DMA and peripherals.

User own peripheral can be also connected to CPUSS hierarchy in the platform. (refer to "User manual for SC-HEAP E3 User modeling environment", currently in Japanse only)

This platform can be co-simuate with MATLAB/Simulin.


This platform is executed under ACCELLERA SystemC kernel and can be executed with GHS MULTI debugger for V850.

Regarding peripheral macros, please refere to the related document<sup>1</sup>.

Regarding co-simulation with MATLAB/Simulink, please refere to the related document<sup>2</sup>.

<sup>1</sup>ASTC が作成するユーザガイドをここに示します

<sup>&</sup>lt;sup>2</sup> 今後作成予定の「SC-HEAP E3 SMPILS 接続機能仕様書」をここに示します



CubeSuite connection

### 1.4. Features

This platform includes the following features.

GHS MULT connection

- 1) Simulate the RH850 target SW on SC-HEAP E3.
- 2) Change the attribute for each IP with the configuration file or python command
- 3) Develop driver software for peripheral macros
- 4) Execute the model with batch mode
- 5) Debug the SW with GHS MULTI debugger
- 6) Output trace files
- 7) Simulate by connecting with user own IP
- 8) Co-simulate with MATLAB/Simulinlk

1.5. Runtime environm ent

The runtime environment is shown in Table 1.

#### Table 1 runtime environment

【Linux ACCELLERA/USK 版 SystemC】

64bit マシン上でテ ストするが、シミュ レータは 64bit 化し ない

os	Red Hat Enterprise Linux release 5.5 32bit/64bit		
Compiler	g++ 4.1.2		
S ystemC environment	ACCELLERA SystemC 2.2.0, TLM 2.0.1 USK <mark>バージョン未定</mark>		
Python	Python2.7		
debugger	Multi+rteserv2 6.x		

Windows	ACCEL	I EDA	/IICK HE	SystemCl
LWINGOWS	AUUFI	IFKA	/ 11:2K FID	Systemul

os	Microsoft Windows 7 32bit/64bit	
Compiler	Visual Studio 2010	
SystemC environment	ACCELLERA SystemC 2.2.0, TLM 2.0.1	
	USK <mark>バージョン未定</mark>	
Python	Python2.7	
debugger	Multi+rteserv2 6.x	

## 1.6. Directory

Directory structure for SC-HEAP E3 platform is shown in from Figure 1 to Figure 11. In this document, CPUSS hierarchy Figure 3 is sometimes called "SC-HEAP E3 platform" narrowly. Regarding User modeling environment, please refer to the related document<sup>3</sup>.

```
scheapCompile
—build ..... build / runtime environment
  -lib ..... for models astc.(*.so)
  -lib-models ...... IP library in CPUSS(debug)
  -lib-modelsO3 ...... IP library in CPUSS
  -lib-usk-modelsO3 ...... USK SLL for models (CPUSS)
                                                       (ASTC's
 --lib-models_astc ..... ACCELLERA SLL for
                                                models
peripheral)
  -lib-usk-modelsO3_astc ...... USK SLL for models_astc (ASTC's peripheral)
  -lib-models_rvc ...... ACCELLERA SLL for models (RVC's peripheral)
 -lib-usk-modelsO3_rvc ..... USK SLL for models_astc (RVC's peripheral)
 —multi ..... Multi debug server
├─models ..... model source in CPUSS
├─models_astc ..... ASTC's model source
├─models_rvc ..... RVC's model source
—include_astc ...... ASTC's model source
 —include_rvc ..... RVC's header
└─soft ..... sample program
pltfrmCompile ..... user modeling environment
```

Figure 1 Top structure (Linux ACCELLERA/USK edition SystemC)

<sup>&</sup>lt;sup>3</sup>「SC-HEAP E3 ユーザモデリング環境使用説明書」を今後準備予定




Figure 2 Top structure (Windows ACCELLERA/USK edition SystemC)




Figure 3 Runtime environment (Linux ACCELLERA/USK edition SystemC)



Figure 4 Example of runtime environment: ITintv1m (Linux ACCELLERA/USK edition SystemC)

Figure 5 Runtime environment (Windows ACCELLERA/USK edition SystemC)

```
—build
 ├─ITintv1m ..... 割り込み(intv1m v4 heap)の実行環境
    HISTORY ..... 変更履歴
     sim.x シミュレータ(sim. exe へのシンボリックリンク)
    heap. cfg ...... コンフィグレーションファイル
     top. iLB_13. map .....iLB_13 用マップファイル
     top. iLB_23. map ...... iLB_23 用マップファイル
                                                    review
     top. dLB_14. map ...... dLB_14 用マップファイル
                                                    sample
     top. dLB_24. map ...... dLB_24 用マップファイル
                                                    evnrioment
     top. IOB_33. map ...... IOB_33 用マップファイル
     top. AHBSIF_3A. map ...... AHBSIF_3A 用マップファイル ※1
     top. APB32IF_3B. map .......... APB32IF_3B 用マップファイル ※1
     top. ELBIF_3C. map ..... ELBIF_3C 用マップファイル ※1
     top. MEMIF_3D. map ......MEMIF_3D 用マップファイル ※1
     run_core_win.bat ...... シミュレーション起動バッチファイル
     run_multi_win.bat ..... シミュレーション起動バッチファイル(Multi 使用時)
※1 設定値の内容は空
```

Figure 6 Example of runtime environment: ITintv1m (Windows ACCELLERA/USK edition SystemC)



Figure 7 debug server (Linux ACCELLERA/USK edition SystemC)

Figure 8 debug server (Windows ACCELLERA/USK edition SystemC)

└─models	the model build environment
NSMVRH850V01	RH850(top)hierarchy
─_NSMVG3MSSVO1	CPUSS hierarchy
├─_NSMVG3MPEV01	PE hierarchy
	(CPU hierarchy, INTC1/2, PE2PEINT, MEV etc.)
├─_NSMVG3MCPUV01	CPU hierarchy (CA ISS + Fast ISS)
├─_NSMVINTC1V01	INTC1
├─_NSMVINTC2V01	INTC2
├—ATLTLB32	32 bit bus
├─_ATLTLB64	64 bit bus
├─_ATLTSLAVE32	32 bit bus slave
├─_ATLTSLAVE64	64 bit bus slave
├─_VP12APB	VP12APB
├─_VC12AHB	VC12AHB
AHB2VC1	AHB2VC1
common	shared source
├─common_bus	sharre bus source
—iss	ISS engine
│ └─fastiss_astc	ASTC Fast ISS
└─_tlm	ACCELLERA TLM 2.0.1

Figure 9 build environment of model IP (Linux/Windows ACCELLERA/USK edition SystemC)

```
RENESAS Group CONFIDENTIAL
                                         19/99
-soft ..... smple program
├──caxi ...... 排他制御(caxi)ソフト
 -dma ..... DMA(dma)ソフト
├──exsync ...... 排他・同期(exsync)ソフト
├─intv1m_v4_heap ..... 割り込み(intv1m_v4_heap)ソフト
──|bm .....タ用ソフト
— lib ..... ライブラリ(stdout 用)
─mec .....相互排除制御レジスタ(mec)ソフト
mpu .....MPU(E2R) ソフト
-scrbench050930c ...... Toyota ベンチ(シングルコア) ソフト
                                   reiew
                                       later
```

on

Figure 10 sample program

-scrbench050930c.multi ...... Toyota ベンチ(マルチコア)ソフト

-set1 ..... 排他制御(set1)ソフト

──stdout ....... 標準出力(stdout)ソフト ──tsu ..... タイミング監視ソフト

-simddsp2cpu .....

```
-soft ..... sample program
├──caxi ..... 排他制御(caxi)ソフト
    HISTORY ..... 変更履歴
    README ..... readme
    Makefile ...... core1/core2のMakefile呼び出しMakefile
    -common .....core1/core2 共通部分ソース
      boot. 850 ..... asm ソースファイル
      lock. 850 ..... asm ソースファイル
      share.c ...... C ソースファイル
      wait.c ...... C ソースファイル
    -corel ..... corel 側ソース
      Makefile ..... メイクファイル
      data.c ...... Cソースファイル
      local.h ...... ヘッダファイル
      main.c ...... Cソースファイル
      start. 850 ..... asm ソースファイル
      tp. ld ..... リンクディレクティブ
    -core2 ..... core2 側ソース
                                          review later
      Makefile .....メイクファイル
                                          on
      data.c ...... C ソースファイル
      local.h ..... ヘッダファイル
      main.c ...... Cソースファイル
      start. 850 ..... asm ソースファイル
      tp. ld ...... リンクディレクティブ
```

Figure 11 sample program: caxi

1.7. Module compositi on

The module of which SC-HEAP E3 platform is composed is indicated on Figure 12~Error: Reference source not found.

It's the module composition when using ACCELLERA/USK edition SystemC, and indicates the

construction as of the 2012/12/E time (A phrase as 2012/12/E isn't kept in the figure title.) and 2012/8/E.

Correspondence with each module and a model IP is indicated in Table 2.

#### Table 2 module and model IP

[CPUSS hierarchy] (model IP name : NSMVG3MSSV01)

Module inside Figure 12∼Figure 16	instance name in hierachy	model IP name
E3 3PE	G3MPE	NSMVG3MPEV01
INTC2	INTC2	NSMVINTC2V01
VC12AHB	VC12AHB_BR1DGE	VC12AHB
AHB2VC1	AHB2VCI_BRIDGE	AHB2VC1
AHB BUS_ARB	AHB (AHB BUS_ARBis included in AHB)	ATLTLB64
AHB BUS_DECODE	AHB (AHB BUS_ARBis included in AHB)	ATLTLB64
PEx:VPI2APB(x is core number)	VP12APB_BRIDGE_x (x is core number)	VP12APB
VP12APB_BRIDGE_DMA	VP12APB_BRIDGE_DMA	VP12APB
GAPB	GAPB	ATLTLB32

[PE hierarchy] (model IP name : NSMVG3MPEV01)

Module inside Figure 17, Error: Reference source not found	Instance name in hierarchy	Model IP name
ISS	G3MCPU	NSMVG3MCPUV01
INTC1	INTC1_x(x is PEID)	NSMVINTCV01
PEx:APB_router(x is core number)	LAPB_DECODER_x (x is PEID)	OSC12DCDR
DUMMY_SLAVE_x (x is 7-number of cores)	DUMMY_SLAVE_x (x is 0 to (7-number of	DmySlv32
	cores)-1)	




Figure 12 Platform(RH850 hierarchy) (Linux/Windows ACCELLERA/USK SystemC)




Figure 13 Platform(RH850 hierarchy) (Linux/Windows ACCELLERA/USK SystemC) on 2012/8/E




Figure 14 SC-HEAP E3 CPUSS hierarchy (Linux/Windows ACCELLERA/USK SystemC)






Figure 15 SC-HEAP E3 CPUSS hierarchy (Linux/Windows ACCELLERA/USK SystemC) on 2012/2/E




Figure 16 SC-HEAP E3 PE hierarchy (Linux/Windows ACCELLERA/USK SystemC)




Figure 17 SC-HEAP E3 PE hierarchy (Linux/Windows ACCELLERA/USK SystemC) on 2012/2/E

# 2. Create simulator

The way to create a simulator from a source of a release package is indicated at this chapter. The simulator which is already made is included in a release package, but when you'd like to make a simulator from the source codes, please refer to the following procedure. It's possible to test the behavior this simulator using the simulator included in a release package or your own the simulator. We assume that the <PROJTOP> which shows in this chapter indicates the top hierarchy of the release package in Figure 1 and Figure 2.

Please refer to related document<sup>4</sup> about the user modeling environment, if required.

2.1. Machine environm ent

The machine environment in which a simulator is created on this platform is shown in Table 3.

Table 3 machine environment (create simulator)

【Linux ACCELLERA/USK版 SystemC】

The state of the s		
os	Red Hat Enterprise Linux release 5.5 32bit/ <mark>64bit</mark>	
Compiler	g++ 4.1.2	
Perl	v5.8.8	
S ystemC environment	ACCELLERA SystemC 2.2.0, TLM 2.0.1	
	USK <mark>バージョン未定</mark>	
Python	Python2.7	

【Windows ACCELLERA/USK 版 SystemC】

os	Microsoft Windows 7 32bit/ <mark>64bit</mark>
Compiler	Visual Studio 2010
S ystemC environment	ACCELLERA SystemC 2.2.0, TLM 2.0.1 USK <mark>バージョン未定</mark>
Python	Python2.7

The environment when the release person in charge created a simulator on the sharing design environment, in REL is shown in Table 4 by reference.

Table 4 machine environment release person in charge uses (create simulator) (Linux ACCELLERA/USK SystemC)

Build machine	Bs command CPU sever (execute "bs -os RHEL5 -M 1000" command)
Compiler	/usr/bin/g++
SystemC environment	/proj/soft106/Heap/tools/systemc-2.2.0_Inxe5_gcc412
Python	/proj/soft109/HeapE3/tools/python/python2.7.3

Please refer to 8.4 if you check the Makefile to build the simulator.

<sup>&</sup>lt;sup>4</sup>WEB-00289167-04.00J「SC-HEAP ユーザモデリング環境使用説明書」 TBD

# 2.2. Preliminar y check point

When making a simulator, please check the following point.

#### [Linux ACCELLERA/USK SystemC]

Check the following make variables in <PROJTOP>/build/TOPVO1/Makefile. If it's wrong, please rewrite the Makefile.

TEO CHO MARCOTTO:		
Make variable name	meaning	
SYSTEMC_HOME	Location of ACCELLERA SystemC 2.2.0	
PYTHONHOME	Location of Python	
PYTHON_VERSION	Python version. Use it to speficy Python Library name.	
MAKE	Location of Gmake	
CXX	Location of the C++ compiler	

#### [Windows ACCELLERA/USK SystemC]

Check the following variable in the VCproject under <PROJTOP>/build/TOPVO1/msvc100. Set the PATH to Microsoft Visual Studio.

_	TOOGIC VICAGI OCAGIO.	
	Make variable name	meaning
	SYSTEMC_HOME	Location of ACCELLERA SystemC 2.2.0
	PYTHON DIR	Location of Python

2.3. Procedur
e to
create a
simulator

#### [Linux ACCELLERA/USK SystemC]

A simulator is made by starting gmake under <PROJTOP>/build/TOPV01.

The build is done by the following procedure.

1. <PROJTOP>/build/TOPVO1/Makefile calls Makefile\_scheap and Makefile\_scheap calls the following Makefiles.

Makefile for each IP under <PROJTOP>/models (<PROJTOP>/models/\*/Makefile)

Makefile for ASTC IP (<PROJTOP>/models\_astc/\*/Makefile)

Makefile for RVC IP (<PROJTOP>/models\_rvc/\*/Makefile)

Makefile for SMPILS (<PROJTOP>/build/SMPILSV02/Makefile)

Library for each built model IP is located under <PR0JT0P>/lib-models035.

- 2. <PROJTOP>/models/iss/cforest\_g3m/sim/Makefile is called.
  - $\PROJTOP>/build/TOPV01/Makefile\_scheap calls <PROJTOP>/build/TOPV01/Makefile\_scheap.tb, then the simulator is built.$
- 3. <PROJTOP>/build/TOPVO1/Makefile is called with the argument "usk" when using USK edition. A calling sequence of each Makefile is like the above.

#### [Windows ACCELLERA/USK SystemC]

Simulator is created with the project under <PR0JT0P>/build/T0PV01/msvc100.

Simulator is created as "sim.exe" under <PR0JT0P>/build/T0PV01/msvc100/Release(\_usk) and

<sup>&</sup>lt;sup>5</sup> Table 36に示す make 変数: LIBPATH ROOT で変更可能。

#### Debug (\_usk).

A build is performed by the following procedure.

- start VisualStudio 2010 by double-click scheapE3.sln or scheapE3.vcproj under <PROJTOP>build/TOPV01/msvc100.
- 2. [Build]-> [batch build] is chosen from the menu.
- 3. If the dialogue opens, check [composition] which is set if the [build] is Debug or Release, and pushe down a [rebuilding] button.
- 4. When using USK edition, check [composition] which is set if the [build] is Debug\_usk or Release\_usk, and pushe down a [rebuilding] button.

#### [Notice]

- The following CForest generation file isn't generated automatically in Windows vcproj. The one compiled by Linux is copied and used in Winodws.
  - inst\_declaration.h, inst\_id\_list.h, sregfile.h, sreg.h, sreg\_enum.h, trace\_operand.h, cedar\_arch\_info.cpp, inst\_func\_table.cpp, sregfile\_init.cpp, trace\_operand\_gen.cpp
- When compiling Windows, a line feed code should be corrected, if required. such as using unix2dos in cygwin,
- Even CForest is compiled with-m32 (Linux).

# 3. Setting for running simualtor

All setting necessary to simulator execution is explained at this chapter. It's possible to change the simulator condition by setting various attributes. Please refer to the sample in the release package to understand the concept.

3.1. Setting environm ental variable

Please refer to the following environmental variables when simulator is executed.. [using USK version or RH850 peripheral macros]

variable name	set value	
LD_LIBRARY_PATH (	describe PATH of dynamic link library of peripheral macros	
Linux)	Specify the PATH scheap/lib in Figure 1.	
	In case of Accellera, specify the path "scheapCompile/lib/osci_release".	
	In case of USK, specify the path "scheapCompile/lib/usk_release".	
	describe the USK SystemC library path.	
	Set /proj/soft108/Heap/tools/USK/ <mark>xxxx</mark> .	
PATH (Windows)	describe PATH of dynamic link library of peripheral macros.	
	Specify in PATH scheap/lib in Figure 1.	
	In case of Accellera, specify the path "scheapCompile/lib/osci_release".	
	In case of USK, specify the path "scheapCompile/lib/usk_release".	
	•describe in USK SystemC library path.	
	E:\SCHEAP\HeapE3\text{\text{buildTest\text{SC_HEAP_E3_v100\text{\text{scheapCompile\text{lib}}}}	
RLM_LICENSE	ASTC product license server.	
	e.g. <mark>l5login11.design.necel.com@5035</mark>	
PYTHONHOME	Path to Python	
	e.g. /proj/soft109/HeapE3/tools/python/python2.7.3	

3.2. Model configuration

#### 担当:新井S,吉永S,大塚氏

It's necessary to set the attribute of each model IP before simulation run. The attribute value is written in a configuration file. A configuration file is analyzed by a simulator before simulation starting, and the attribute value is set for each model IP. A configuration file sample "heap.cfg" is relased as the sample under the location Figure 3. When not connecting with a Multi debugger and confirming to run the simulator by a batch mode, heap.cfg is used. It's possible to omit description of some attribute values indicated in the following table, but a configuration file must be specified at the time of a command start. A configuration file is the a text file. 1 line of the configuration file must be within 512 characters.

The attributes in Figure 12~Error: Reference source not found for each IP is shown in the tablesTable 5 ~Table 13

When specifying the plural attributes by one identifier, the explained attribute is specified with the underline.

#### Table 5 system attribute

set attribute	identifier	setting example
The clock unit (frequency)	[FREQ]	[FREQ]=( <u>200000000.0</u> , SC_NS)
		possible specified value: The numerical value of double type
The clock unit (second)	[FREQ]	[FREQ]=(200000000.0, <u>SC_NS</u> )
		possible specified value: SC_PS, SC_NS, SC_US and SC_MS,SC_SEC

#### Table 6 output error message

set attribute	identifier	setting example
Error message output destination specification	[ERROR_MESSAGE_FILE]	[ERROR_MESSAGE_FILE]= <u>ErrMsg.txt</u>
		possible specified value: the file name

#### Table 7 ロギング機能

設定する属性	識別子	設定例
ロギング機能有効/無効	[CM_REPORT_WORK]	[CM_REPORT_WORK]=WORK
<mark>(※社外非公開)</mark>		<mark>指定可能值:WORK</mark>
│ <mark>ロギング機能デバッグモード</mark>	[CM_REPORT_DEBUG]	[CM_REPORT_DEBUG]=DEBUG
<mark>(※社外非公<mark>開)</mark></mark>		<mark>指定可能值:DEBUG</mark>
<mark>出力ファイル</mark>	[CM_REPORT_FILE]	[CM_REPORT_FILE]=CMREPORT. log
<mark>(※社外非公開)</mark>		指定可能値:ファイル名

## Table 8 端子 vcd 出力機能

設定する属性	識別子	設定例
vcd出力ファイル指定	[INTC VCD_FILE]	[INTC_VCD_FILE]=INTC_REQ
		指定可能値:ファイル名(ファイル名指定で機能 ON を兼ねる)

## Table 9 Connect / unconnect peripheral macro (%use on Linux/Widnows ACCELLERA/USK edition SystemC)

set attribute	identifier	setting example
Connect / unconnect peripheral macro	[PERIPHERAL]	[PERIPHERAL]=NONE
		possible value: NONE、PFRH850、SMPILS、PFRH850&SMPILS

#### Table 10 attribute of G3MCPU

set attribute	identifier	setting example
Address mask	[G3MCPU_MASK]	[G3MCPU_MASK]= <u>Oxffffffff</u>
※ E1.00 is undealt with.		possible value: The numerical value of unsigned int type
Multi start client IP address	[V850E2R_MULTI]	[V850E2R_MULTI]= <u>127. 0. 0. 1</u>
		possible value: IP address of a Multi start machine
From Multi, portnumber to ISS	[V850E2R_MULTI_PORT]	[V850E2R_MULTI_PORT]= <u>9988</u>
		possible value: The numerical value of int type
Target program	[G3MCPU_PROGRAM]	[G3MCPU_PROGRAM]= <u>core0. hex</u>
		possible value: Program pathname
The kind of debuggers	[G3MCPU_DEBUG_MODE]	[G3MCPU_DEBUG_MODE]=NONE
		possible value: NONE, MULTI and CUBESUITE
The kind of ISS	[G3MCPU_SIM_MODE]	[G3MCPU_SIM_MODE]=CAISS
💥 E1.00 is undealt with.		possible value: CAISS and FASTISS
The number of PE	[G3MCPU_PE_NUM]	[G3MCPU_PE_NUM]= <mark>3</mark>
		possible value: The numerical value of 1-7
PE classification	[G3MCPU_PE_TYPE]	[G3MCPU_PE_TYPE]=G3M
※ E1.00 is undealt with.		possible value: G3M, G3P and G3K
The PE number	[G3MCPU_VM_HT_NUM]	[G3MCPU_VM_HT_NUM]=(1. 2, 2)
		possible value: 1-numerical value specified by [G3MCPU_PE_NUM]
The number of virtual machines	[G3MCPU_VM_HT_NUM]	[G3MCPU_VM_HT_NUM]=(1, 2. 2)
		possible value: The numerical value of 1-8
The number of hardware threads	[G3MCPU_VM_HT_NUM]	[G3MCPU_VM_HT_NUM]=(1, 2, 2)
		possible value: The numerical value of 1-64
Presence of FPU	[G3MCPU_FPU]	[G3MCPU_FPU]= <u>true</u>
※ E1.00 is undealt with.		possible value: True and false
Presence of SIMD	[G3MCPU_SIMD]	[G3MCPU_SIMD]= <u>true</u>
※ E1.00 is undealt with.		possible value: True and false
The number of TLB entry	[G3MCPU_TLB_ENTRY]	[G3MCPU_TLB_ENTRY]=1
※ E1.00 is undealt with.		possible value: Uncertain.

		7 3213
The TLB smallest paging size	[G3MCPU_TLB_SIZE]	[G3MCPU_TLB_SIZE]=3
💥 E1.00 is undealt with.		possible value: Uncertain.
The number of MPU territory	[G3MCPU_MPU_ENTRY]	[G3MCPU_MPU_ENTRY]= <mark>12</mark>
※ E1.00 is undealt with.		possible value: The numerical value of 0-16
SNOOZE stop period	[G3MCPU_SNZ_TIME]	[G3MCPU_SNZ_TIME]=32
※ E1.00 is undealt with.		possible value: 32 or 64 or 128 or 256.
Interrupt handler extended specifications presence	[G3MCPU_INT_EXP]	[G3MCPU INT EXP]=true
※ E1.00 is undealt with.		possible value: True and false
MA exception presence	[G3MCPU MA]	[G3MCPU MA]=true
※ E1.00 is undealt with.		possible value: True and false
NC:RBASE value	[G3MCPU_NC_RBASE]	[G3MCPU_NC_RBASE]= <u>0x00000000</u>
※ E1.00 is undealt with.	[ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [ [	possible value: The numerical value of unsigned int type
NC:SPID value	[G3MCPU_MC_SPID]	[G3MCPU MC SPID]=0
※ E1.00 is undealt with.	[40,101,0_01,15]	possible value: The numerical value of 0-3
The I-Cache size	[G3MCPU_ICACHE]	[G3MCPU ICACHE]=8
※ E1.00 is undealt with.	[dollar o_toxone]	possible value: The numerical value of 0 or 1 or 2 or 4 or 8 or 16
The number of I-Cache ways	[G3MCPU_ICACHE]	[G3MCPU   ICACHE]=4
* E1.00 is undealt with.	[dollor o_roxorie]	possible value: The numerical value of 1 or 2 or 4
The D-Cache size	[G3MCPU DCACHE]	[G3MCPU DCACHE]=8
* E1.00 is undealt with.	[USINOI O_DOAOTIL]	possible value: Uncertain.
The number of D-Cache ways	[G3MCPU_DCACHE]	[G3MCPU DCACHE]=4
* E1.00 is undealt with.	[USINOI O_DOAOTIL]	possible value: Uncertain.
Read latency (ROM)	[G3MCPU_LATENCY]	[G3MCPU LATENCY]=0
* E1.00 is undealt with.	[USMOFO_EXTENOT]	possible value: The numerical value of unsigned int type
Write latency (ROM)	[G3MCPU_LATENCY]	[G3MCPU LATENCY]=0
* E1.00 is undealt with.	[GSMCPU_LATENCT]	possible value: The numerical value of unsigned int type
Read latency (Global RAM)	[G3MCPU_GROM_LATENCY]	[G3MCPU GROM LATENCY]=0
* E1.00 is undealt with.	[ [G3WGPU_GROW_LATENCT]	possible value: The numerical value of unsigned int type
Write latency (Global RAM)	FOOMODIL ODOM LATENOVI	
* E1.00 is undealt with.	[G3MCPU_GROM_LATENCY]	[G3MCPU_GROM_LATENCY]=0 possible value: The numerical value of unsigned int type
Read latency (Local RAM of self-PE)	FOOMORIL L DAM L ATENOVA	
	[G3MCPU_LRAM_LATENCY]	[G3MCPU_GROM_LATENCY]=0
※ E1.00 is undealt with.	FOOMORIU I DAM I ATENOVI	possible value: The numerical value of unsigned int type
Write latency (Local RAM of self-PE)	[G3MCPU_LRAM_LATENCY]	[G3MCPU_GROM_LATENCY]=0
※ E1.00 is undealt with.		possible value: The numerical value of unsigned int type
Read latency (Local RAM of other PE)	[G3MCPU_LRAM_LATENCY]	[G3MCPU_GROM_LATENCY]=0
※ E1.00 is undealt with.		possible value: The numerical value of unsigned int type
Write latency (Local RAM of other PE)	[G3MCPU_LRAM_LATENCY]	[G3MCPU_GROM_LATENCY]=0
★ E1.00 is undealt with.		possible value: The numerical value of unsigned int type
The PC trace report output file name	[G3MCPU_PROFILE_TRACE]	[G3MCPU_PROFILE_TRACE_12]=profile_12.log
		possible value: The file name

# RENESAS Group CONFIDENTIAL

))	33	99

The PC trace report output format	[G3MCPU_PR0FILE_TRACE_F0RMAT]	[G3MCPU_PROFILE_TRACE_FORMAT]=PC
		possible value: PC (PIPE% closure outside the company)
PC trace report output address area	[G3MCPU_PROFILE_TRACE_ADDR_RANGE]	[G3MCPU_PROFILE_TRACE_ADDR_RANGE]= <u>(0x0, 0xffffffff)</u>
※ E1.00 is undealt with.		possible value: The numerical value of unsigned long type
PC trace report output time area	[G3MCPU_PROFILE_TRACE_TIME_RANGE]	[G3MCPU_PROFILE_TRACE_TIME_RANGE]=(0x0, 0xfffffffffffff)
※ E1.00 is undealt with.		possible value: The numerical value of unsigned long long type
The cash trace report output file name	[G3MCPU_PROFILE_MEMORY]	[G3MCPU_PROFILE_MEMORY_12]= <u>cache.log</u>
※ E1.00 is undealt with.		possible value: The file name
Cash trace report output address area	[G3MCPU_PROFILE_MEMORY_ADDR_RANGE]	[G3MCPU_PROFILE_MEMORY_ADDR_RANGE]=(0x0, 0xffffffff)
※ E1.00 is undealt with.		possible value: The numerical value of unsigned long type
Cash trace report output time area	[G3MCPU_PROFILE_MEMORY_TIME_RANGE]	[G3MCPU_PROFILE_MEMORY_TIME_RANGE]=(0x0, 0xfffffffffffff)
※ E1.00 is undealt with.		possible value: The numerical value of unsigned long long type
Cash trace report event	[G3MCPU_PROFILE_MEMORY_EVENT]	[G3MCPU_PROFILE_MEMORY_EVENT]=ALL
※ E1.00 is undealt with.		possible value: ALL, I, RW
Execution summary report	[G3MCPU_PROFILE_TRACE_SUMMARY]	[G3MCPU_PROFILE_TRACE_SUMMARY]=exesum. log
※ E1.00 is undealt with.		possible value: The file name

#### Table 11 attribute of AHB bus (AHB)

set attribute	identifier	setting example
The address map file name	[AHB_MAPFILE]	[AHB_MAPFILE]=AHB.map possible value: Character string (The address map file name is shown.)

#### Table 12 attribute of GAPB bus (GAPB)

set attribute	identifier	setting example
The address map file name	[GAPB_MAPFILE]	[GAPB_MAPFILE]=GAPB.map possible value: Character string (The address map file name is shown.)

#### Table 13 attribute of LAPB decoder (PEx\_LAPB\_DECODER) (x is core number)

set attribute	identifier	setting example

RENESAS Group CONFIDENTIAL	) 34/9
N	/ UT/ 3

		( RENESAS Group CONFIDENTIAL ) 34/99
The address map file name	[LAPB_MAPFILE]	[LAPB_MAPFILE]=LAPB. map possible value: Character string (The address map file name is shown.)

3.3. Configura tion setting for Multi

#### 担当:大塚氏

When connecting with a Multi debugger and simulating, configuration file gen-heap.cfg is generated by Multi debugging server (rteserv2) which assigns an IP address and a port and adds a parameter to configuration file gen-heap.cfg automatically based on the configuration file heap.cfg at the time of a simulation start. A simulator executes with a Multi debugger with this setting. The attribute value of the configuration setting added automatically is shown in Table 14.

Table 14 attribute of Multi configuration file

set attribute	identifier	setting example
Multi start client IP address	[V850E2R_MULTI]	[V850E2R_MULTI]= <u>127. 0. 0. 1</u>
From Multi, portnumber to ISS	[V850E2R_MULTI_PORT]	[V850E2R_MULTI_PORT]=9988

When using Multi, it's necessary to specify the license server and the path to Multi. A setting example is shown below.

- Specify license server setenv GHS\_LMWHICH ghs setenv GHS\_LMHOST @172. 21. 28. 49
- Specify the PATH to Multi setenv MULTI /proj/soft103/lang/GHS/v800-2000\_v5/linux86 set path=(\$MULTI \$path)

3.4. Setting address map

# 担当:新井 S

It's necessary to set one address map for each bus before simulation run. The following address map is necessary in SC-HEAP E3 E1.00.

Instance name of Bus/bus IF	e.g. Address map file name (spcify in heap.cfg)
AHB	AHB.map
GAPB	GAPB.map
PEx_LAPB_DECODER(x is core number)	LAPB_x.map

X Even if a connected slave doesn't exist in the above address mapfile, please prepare an empty file.

An address map is written in address mapfile. The format in the address mapfile is below.

The slave socket name< blank> starting address< blank> size

"Slave socket name" consists of slave's target socket name and an instance name with a hierarchy of the SystemC model IP (a hierarchy identifier is dot (.)). For example when the hierarchy name is "RH850.G3MSS.G3MPE", the slave instance name is "SLAVE" and the target socket name is "ts", the slave socket name is "RH850.G3MSS.G3MPE.SLAVE.ts".

The starting address and the size can be specified by both of a decimal number or a hexadecimal number. When spcifying it as a hexadecimal number, please add "0x" as a prefix.

Besides, e.g. if the module like VCI:BUS\_DECODE (Figure 14 or Figure 15) have several slaves via VCI2AHB, their start addresses and sizes should be written for same slave port name in the bus map file. This sample is shown in below.

```
RH850. G3MSS. AX12AHB. ts 0x00500000 0x00000044
RH850. G3MSS. AX12AHB. ts 0x00600000 0x00008000
RH850. G3MSS. AX12AHB. ts 0x00700000 0x00000100
```

Figure 18 example of plural start address / size

A sample example of the address map which is provided in the release package is shown in Figure 19.

```
Address map file
 [ Format ]
 slave_target_port_name <Tab or Space> StartAddress <Tab or Space> Size
; BusSlave_target_port_name is the target_port name of the bus slave.
; It is with hierarchy path like "top. slave. target_port".
 Address is specified with decimal or hexadecimal.
 In the case of hexadecimal, "Ox" needs to be added at the
 head of address like "Ox100000"
 Size is
; In the c
: head of
; Address mask can be set as follows.
; # 0xFFFFFF
; In above case, the transaction address is masked with
; OxFFFFFF in decoding.
 for FlashCache_15
E2SPFP. NSMVHEAPV02. CACHE 15. target port 0x00000000 0x00040000
; for EXctrIMEM 18
E2SPFP. NSMVHEAPV02. EXMEM_18. target_port 0x00300000
                                                     0x00100000
; for EXctrlMEM_28
E2SPFP. NSMVHEAPV02. EXMEM_28. target_port 0x00400000 0x001000000
; for INTC 11
                                0x03fff100 0x00000100
;E2SPFP. INTC_11. target_port
E2SPFP. NSMVHEAPV02. INTC_11. target_port 0x1fff6000 0x00000460
; for DMAC_32 via bridge_17
E2SPFP. NSMVHEAPV02. BRIDGE_17. target_port
                                             0x00500000 0x00000044
; for Slave_34 via bridge_17
E2SPFP. NSMVHEAPV02. BRIDGE_17. target_port
                                             0x00600000
                                                        0x00008000
; for GTM24 35 via bridge 17
E2SPFP. NSMVHEAPVO2. BRIDGE 17. target port
                                             0x1ffffb00 0x00000100
```

Figure 19 example of address (bus) map file

# 4. Writing a target program

#### 担当: 吉永S

本章では、シミュレーション時に使用する RH850 マイコンソフトウェア(ターゲットプログラム)を作成する方法を示し ます。ここで示す手順で作成したターゲットプログラムを、Error: Reference source not found 章で示す手順にし たがって実行用ファイルに設定することにより、シミュレーションを行なうことができます。

> 4.1. HEAP アー キテクチャ におけるタ ーゲットプ ログラム作 成の注意 点

#### 担当:吉永S,大塚氏

Figure 10に示したサンプルプログラムでは、V850E2R 12 モジュール用と V850E2R 22 モジュール用のプログラム をそれぞれ別に作成しています。共有部分はブート処理部のみで、そのブート処理部の中でプロセッサ IDを用い た判定処理を行ない、V850E2R\_12(プロセッサ ID は 1)または V850E2R\_22(プロセッサ ID は 2)のスタートアップル ーチンおよびメインルーチンの処理を行なっています。新たにターゲットプログラムを作成する場合には、このサン プルプログラムを参照して下さい。

なおターゲットプログ k 12とV850E2R 22の 処理をわけ、それ以 タック領域やヒープ領 域が重ならないように **TBD** Wirte after preparing TP 作成したターゲットフ レファイルおよび Multi 起動用スクリプト(Mu ます。コンフィギュレー ションファイルにター グラム」の属性値とし て hex フォーマットの ファイルにターゲットプ**.** 

ログラムを指定する場合には、Table 62 に示す「PROGRAM 1」および「PROGRAM 2」の属性値として a.out フ オーマットのターゲットプログラムファイル名を指定します。

# 5. Run simulator

How to run a simulator is explained at this chapter. It's possible to check the behavior of this simulator using a sample program. We assume that the <PROJTOP> in this chapter is the top hierarchy of the model in the release package shown in Figure 1.

Please refer to related document about the user modeling environment, if required.

5.1. Run the SystemC model only

#### 5.1.1. Machine environment

The machine environment which carries out a simulator on this platform in Table 15.

#### Table 15 machine environment (use only simulator)

[Linux ACCELLERA/USK SystemC]

OS	Red Hat Enterprise Linux release 5.5 32bit/64bit
Python	Python 2.7

[Windows ACCELLERA/USK SystemC]

OS	Microsoft Windows 7 32bit <mark>/64bit</mark>
Python	Python 2.7

#### 5.1.2. Preliminary check point

Please check the following points when running the simulator only.

#### [Linux ACCELLERA/USK SystemC]

- 1. check if < PROJTOP> /build/TOPV01/sim.x exists. If not exist, Please refer to 1.7章 and create the simulator sim.x.
- 2. check the following variables in < PROJTOP> /build/"execution environment directory"/run\_core.csh. If not exist, please rewrite run\_core.csh.

SIML_EXE	PATH to a simulator (sim.x)	
RSLT_LOG	The file name of start log	
HEAP_CFG	Configuration file for models	
CYCL_NUM	The number of simulation cycles	

- 3. check if the mapfile is existed in the above configuration file in the item 2.
- 4. check if the target program is existed in the above configuration file in the item 2.
- 5. check the write permission for the location where the log is output.
- 6. check if the disk area where the log is output is sufficient.
- 7. check if the script file name is specified in start option-py\_scr in simulator sim.x, when inputting th command from a Python script.

#### 【Windows ACCELLERA/USK 版 SystemC 使用時】

- 1. check if < PROJTOP> /build/TOPV01/msvc100/Release/sim.x exists. If not exist, Please refer to 1.7章 and create the simulator sim.x.
- 2. check the following variables in < PROJTOP> /build/"execution environment directory"/run\_core\_win.bat. If not exist, please rewrite run\_core\_win.bat.

SIML EXE PATH to a simulator (sim.exe)
--

<sup>&</sup>lt;sup>6</sup>WEB-00289167-03.00J「SC-HEAP ユーザモデリング環境使用説明書」

)	39/99
/ 4	33/33

RSLT_L(	OG	The file name of start log
HEAP_CF	FG	Configuration file for models
CYCL_N	JM	The number of simulation cycles

- 3. check if the mapfile is existed in the above configuration file in the item 2.
- 4. check if the target program is existed in the above configuration file in the item 2.
- 5. check the write permission for the location where the log is output.
- 6. check if the disk area where the log is output is sufficient.
- 7. check if the script file name is specified in start option-py\_scr in simulator sim.exe, when inputting th command from a Python script.

## 5.1.3. Execution sequence

When carrying out a simulator only, a console or a script file can be chosen for a Python command input method. In case of specifying the script file, -py\_scr for the booting option of the simulator (sim.x in Linux or sim.exe in Windows) is used. In case of not specifying it, Python conslose is used. Execution sequence is as follows.

1. If specify 'py\_scr', the Python script file must be prepared. If not specify -py\_scr, the Python script is unnessary.

#### e.g. test.py

```
SCHEAP.setFreq( 1, "SC_NS" ) # Frequency setting
SCHEAP.sc_start( 10000 ) # Do simulation during 10000
cycles
```

2. A script is started under each execution environment directory to carry out.

A script is started under each execution environment directory to carry out a simulator only. A script name which corresponds to a directory of the execution environment below is as follows.

The environment	Directory	Script name
Linux ACCELLERA/USK edition SystemC	<pre><projtop>/build/"execution environment directory"</projtop></pre>	r un_core.csh
Windows ACCELLERA/USK edition SystemC	<pre><projtop>/build/"execution environment directory"</projtop></pre>	run_core_win.bat

3. A Python console boots after a simulator starts, then please input the command. \* When specifying -py\_scr, the console doesn't boot.

#### Input example

```
SystemC 2.2.0 --- Dec 26 2011 15:55:26
Copyright (c) 1996-2006 by all Contributors
ALL RIGHTS RESERVED
NSMVG3MCPUV1->name()=G3MSS.G3MPE.G3MCPU
Python 2.7.3 (default, Apr 10 2012, 23:31:26) [MSC v.1500 32 bit (Intel)] on win 32
Type "help", "copyright", "credits" or "license" for more information.
>>> SCHEAP.setFreq(1, "SC_NS")
>>> SCHEAP.sc_start(10000)
>>> quit()_
```

4. After execution, the execution result is checked in a logfile.

After simulation, the start log is output in the logfile specified at section Error: Reference source not found. A result is output into the log files specified the model configuration. Please check the execution result in the those logfiles.

5.2. Run the
SystemC
model
connecte
d with
MUTLI

#### 5.2.1. Machine environment

A simulator on this platform is connected with Multi and the machine environment carried out is shown in Table 16.

Table 16 Machine environment (When it's connected with Multi and it's carried out.)

[Linux ACCELLERA/USK edition SystemC]

man receptable con carried systems.		
os	Red Hat Enterprise Linux release 5.5 32bit/ <mark>64bit</mark>	
Python	Python 2.7	
Debugger	Multi <mark>v6.1</mark>	
Debugging server	rteserv2(MULTI <mark>バージョン未定</mark> V800)	

[Windows ACCELLERA/USK edition SystemC]

os	Microsoft Windows 7 32bit/64bit	
Python	Python 2.7	
Debugger	Multi <mark>v6.1</mark>	
Debugging server	rteserv2(MULTI <mark>バージョン未定</mark> V800)	

# 5.2.2. Preliminary check point

When connecting and carrying out a simulator with Multi, please check the following point.

#### [Linux ACCELLERA/USK edition SystemC]

- 1. Check if <PROJTOP>/build/TOPV01/sim.x exists. If not exist, please create the simulator sim.x referring to 1.7章.
- 2. Check if the following variables specified in <PROJTOP>/build/" each execution directory" /run\_multi.csh is set correctly. If not correct, please rewrite run\_multi.csh.

HEAP_CFG	Configuration file for models
RSLT_LOG	The file name for start log
MULT_DIR	Installed directory for Multi
SIMX_DIR	Directory of a simulator (sim.x) (% isn't a path to sim.x.)
DSRV_DIR	Directory of the debugging server (rteserv2)
TIME_OUT	Time-out time
SOFT_PE1/PE2	Taget program(.out)
MAIN_PE1/PE2	Main function in SW on PE1/PE2 (use for displaying source code on
	debugger)

- 3. Check if the specified map file exists in the model configuration file specified in the above item 2.
- 4. Check if the specified target program exists in the model configuration file specified in the above item 2.
- 5. Check the write permission for the directory where the log is output.
- 6. Check if the disk area where the log is output is sufficient.

#### [Windows ACCELLERA/USK edition SystemC]

- 1. Check if <PROJTOP>/build/TOPV01/msvc100/Release/sim.exe exists. If not exist, please create the simulator sim.exe referring to 1.7章.
- 2. Check if the following variables specified in <PROJTOP>/build/" each execution directory" /run\_multi\_win.bat is set correctly. If not correct, please rewrite run\_multi\_win.bat.

HEAP_CFG	Configuration file for models
RSLT_LOG	The file name for start log
MULT_DIR	Installed directory for Multi
SIMX_DIR	Directory of a simulator (sim.exe) (% isn't a path to sim.exe.)
DSRV_DIR	Directory of the debugging server (rteserv2)
TIME_OUT	Time-out time
SOFT_PE1/PE2	Taget program(.out)
MAIN_PE1/PE2	Main function in SW on PE1/PE2 (use for displaying source code on
	debugger)

- 3. Check if the specified map file exists in the model configuration file specified in the above item 2.
- 4. Check if the specified target program exists in the model configuration file specified in the above item 2.
- 5. Check the write permission for the directory where the log is output.
- 6. Check if the disk area where the log is output is sufficient.

#### 5.2.3. Execution sequence

When connecting and carrying out a simulator with Multi, Python command input method are limited from a script file. The current state script file name will be also fixed as "scheap.py". Execution sequence is shown on below.

1. Prepare the script file

e.g. scheap.py

```
SCHEAP.setFreq( 1, "SC_NS" ) # Frequency setting
SCHEAP.sc_start( 10000 ) # Do simulation during 10000
cycles
```

2. A script is started under each execution environment directory to carry out.

A script name which corresponds to a directory of the execution environment below is shown.

The environment	Directory	Script name
Linux ACCELLERA/USK edition SystemC .	<pre><projtop>/build/"execution environment directory"</projtop></pre>	r un_multi.csh
Windows ACCELLERA edition /USKSystemC	<projtop>/build/"execution environment directory"</projtop>	run_multi_win.bat

Useable
Python
methond
on this
platform

The useable Python method is described below.

A library is defined as "SCHEAP". When using the following method, please be sure to add "SCHEAP." to a head.

Method name	meaning	Target class	Use example
sc_start	Simulation run	main	SCHEAP.sc_start (10000)
			Running 10000 cycles
setFreq	Clock setting	main	SCHEAP.setFreq (10,"SC_NS")
			Clock frequency is set to 10[ns]
			2 <sup>nd</sup> argument is used like the following.
			Hz: Hertz
			KHz:Kilo Hertz
			MHz:Mega Hertz
			GHz:Giga Hertz

# 6. How to check analysis result

Please refer to attached documents of ZSG-F31-11-0097-02 "LLWEB-00008479\_SystemC RH850 ISS module function specification" and "specification for the trace function.ppt" for details.

# 7. Note

When unexpected issues have been found, check of the following setting, please.

7.1. Note about platform

担当:新井S

none

7.2. Note about a **MULTI** connectio n

# 担当:大塚氏

- Is license server setting improper? It's necessary to establish a Multi license server to start Multi as it was indicated in 3.3. Whether this is established right (Can Multi be started independently?), please check it.
- Inconsistency between the configuration for models and the configuration for Multi It's necessary to adjust the attribute value set by a configuration file for models and the attribute value set by a configuration file for Multi as it was shown in 3.3. Please confirm whether these are consistent.
- A different debugging server process is going Please confirm if more than 2 Multi will start for same socket number.

7.3. Note about a target program

# 担当:吉永S

- Inconsistency of processor ID If the shared code for each IP is used, HTCFG0.PEID is used to judge on which processor the source code is executed. Please check the behavior on the model with the information at 6章.
- RAM 領域の 本プラットファ ルおよび V8

TP の注意事項は最後に記入予定

V850E2R 12 モジュー きます。自分とは別の V850E2R モジュールによる意図せぬ RAM 領域の変更等が発生していないかを確認して下さい。特にスタック領域やヒープ領域は見落としがちなので注意して下さい。

■ 同一割込の使用

本プラットフォームでは、同一の割込アドレスを V850E2R\_12 モジュールと V850E2R\_22 モジュールの両方で使用することはできません。同一割込が使用されていないかを確認して下さい。

# 8. Explanation of platform building files

Please refer to related document<sup>7</sup> for details about the user modeling environment.

8.1. Explanati on of NSMVRH8 50V01

The whole platform is bound up with the hierarchy called RH850. RH850 hierarchy "NSMVRH850V01" is instantiated in main.cpp. The following is done in RH850.

- 1. Declare configuration variables
- 2. Analyze configuration file
- 3. Instantiate G3MSS hierarchy instance
- 4. Select the connection of the peripheral macros or SMPILS and connect the user IP
- 5. delete G3MSS hierarchical instance

The respective contents are explained by the following item.

# 8.1.1. Declare configuration variables

The configuration variables used in RH850 hierarchy in SC-HEAP E3 platfrom is shown from Table 17. The simulation can be done without rebuilding the simulator by specifying values in the configuration file.

Table 17 Connect/Unconnect peripheral macros

type	Variable name	Initial value	Meaning
unsigned int	mPeripheral	none	Specify peripheral connection status

# 8.1.2. Analyze configuration file

The anlyzed part for the configuration file is defined. Please refer to 8.2.2 and Error: Reference source not found for the setting value and refer to Error: Reference source not found for the configuration identifier..The source code to anlzyze the configuration file is shown in Figure 20 source to analyze configuration file.

<sup>&</sup>lt;sup>7</sup> WEB-00289167-03.00J「SC-HEAP ユーザモデリング環境使用説明書」

```
char config_word[512];
char config_seps[]=" ,=()\forall t\forall n\forall r";
char *config_token;
ifstream configFile( filename );
// read the config file
while(1) {
  configFile.getline(config_word, 512, '\u00e4n');
  config_token = strtok(config_word, config_seps);
  if (configFile.eof()) {
    break:
  if ((config\_token == NULL) \mid | (strncmp(config\_token, "//", 2) == 0))  {
    continue;
  if (strcmp(config_token, "[END]") == 0) {
  if (strcmp(config_token, "[PERIPHERAL]") == 0) {
    mPeripheral = get_cfg_PERIPHERAL(strtok(0, config_seps), this->name(), "read_config_file");
    continue:
```

Figure 20 source to analyze configuration file

# 8.1.3. Instantiate G3MSS hierarchy

In RH850, G3M hierarchy is instatiated. Please refer to NSMVG3MSSV01 class for the hierarchy 8.2 for details. To instatiate G3MSS hierarchy, the configuration file at 8.3.1 is necessary.

A source code of instantiation for G3MSS hierarchy instance is shown on Figure 30.

```
G3MSS = new NSMVG3MSSV01("G3MSS", config_file);
```

Figure 21 source to instantiate G3MSS

8.1.4. Select the connection of the peripheral macros or SMPILS and connect the user IP

Before starting a simulation in RH850, connection of the peripheral macros or SMPILS are selected and the user IP of SMPILS are connected. It's specified by setting a value of [PERIPHERAL] of a configuration file to activate which connection (i.e. which function is called).

Each connection and the function which corresponds to those are as follows.

pltfrmPC() : Connection description for the user IP. The user IP, which is higher connection priority than PFC1 macros, is described.

pltfrmRH850() : Connection description for RH850 peripheral macros.

pltfrmSmpils(): Connection description to connect Simulink

pltfrm() : Connection description for the user IP. After RH850 peripheral macro connection, a connection of the user IP to an open port is described. When the user describes a connection to RH850 peripheral macros, it's described here. If not used, an empty function is defined.

pltfrmPFC1GND(): It's called by default. Connect an open terminal after connections of all above. These functions are called by the following order.

```
pltfrmFC() \Rightarrow pltfrmRH850() \Rightarrow pltfrm() \Rightarrow pltfrmSmpils() \Rightarrow pltfrmRH850GND()
```

#### 8.1.5. Delete G3MSS hierarchical instance

Delete G3MSS hierachical instance by destructor in RH850.

The source code to generate G3MSS hierarchical instance is in Figure 30.

delete G3MSS;

Figure 22 source to delete G3MSS instance

8.2. Explanati
on of
NSMVG3
MSSV01
and
NSMVG3
MPEV01

# 担当:吉永S,新井S

The G3MSS hierarchy is NSMVG3MSSV01, and the G3MPE hierarchy is a class of NSMVG3MPEV01. The following declaration/definition is given in the class NSMVG3MSSV01 and NSMVG3MPEV01.

- 1. Declaration in port/channel
- 2. Declaration of configuration variable
- 3. Constructor definition
- 4. Declaration of destructor
- 5. Declaration of analysis process part in configuration

The respective contents are explained by the following item.

# 8.2.1. Declaration in port/channel

A port / channel in the model IP (i.e. same as the wire in the top hierarchy) is declared.

Ports/channels used in NSMVG3MSSV01 hierarchy of SC-HEAP E3 platform is shown in Table 18 to Table 23.

Table 18 external common port

type	Port name	meaning
slct_sc_in <sc_dt::uint64>*</sc_dt::uint64>	PEN_sys_clock	Clock for PEN (N:1-7)
slct_sc_in <sc_dt::uint64></sc_dt::uint64>	VPI_clk	Clock for VPI buses
slct_sc_in <sc_dt::uint64></sc_dt::uint64>	VCI_clk	Clock for VCI
slct_sc_in <sc_dt::uint64></sc_dt::uint64>	AHB_clk	Clock fo AHB
slct_sc_in <sc_dt::uint64></sc_dt::uint64>	From_clk	Clock for Flash I/F
slct_sc_in <sc_dt::uint64></sc_dt::uint64>	Gram_clk	Clock for Global RAM
slct_sc_in <bool></bool>	sys_reset	Reset

Table 19 external port to global APB

~ .	
Socket name	mooning
DUCKET HAITE	i incaining
	Socket name

) 50/99
---------

TlmInitiatorSocket	isg_sg0	Initiator socket of SG0
TlmInitiatorSocket	isg_sg1	Initiator socket of SG1
TlmInitiatorSocket	isg_sg2	Initiator socket of SG2
TlmInitiatorSocket	isg_sg3	Initiator socket of SG3
TlmInitiatorSocket	isg sg5	Initiator socket of SG5

# Table 20 external port to global AHB slave

type	Socket name	meaning
TlmInitiatorSocket	ish	Initiator socket of AHB

# Table 21 external port to global AHB master

type	Socket name	meaning
TlmTargetSocket	tsh	Target socket of AHB

# Table 22 external port to INTC1

type	Port name	meaning
slct_sc_in <bool>*</bool>	feint	FE level interrupt request
slct_sc_in <bool>*</bool>	fenmi	FE level NMI request
slct_sc_in <bool>*</bool>	PE <i>N</i> _eiint <i>M</i>	PENEI level interrupt request (N:1-7, M:0-31)
slct_sc_in <bool>*</bool>	PEN_eiint_typeM	The PEN EI level interrupt detection type designation
		( <i>N</i> :1-7, <i>M</i> :0-31)

# Table 23 external port to INTC2

	type	Port name	meaning
	slct_sc_in <bool>*</bool>	eiint <i>M</i>	EI level interrupt request(M:32-511)
ſ	slct_sc_in <bool>*</bool>	eiint_type <i>M</i>	The EI level interrupt detection type( <i>M</i> :32–511)

The port /channel used by NSMVG3MPEV01 hierarchy of SC-HEAP E3 platform is shown in Table 24.

Table 24 common port / channel

type	Port / channel name	meaning
TlmInitiatorSocket<64>	isc	VCI bus port ← G3MCPU
TlmInitiatorSocket<32>*	PE <i>N</i> _isv	VPI port ← G3MCPU
TlmInitiatorSocket<32>*	PE <i>N</i> _isl	Local APB port ← G3MCPU
TlmTargetSocket<128>	tsf	ICU-M → Flash I/F
TlmTargetSocket<64>	tsc	VCI bus port → G3MCPU
TlmTargetSocket<32>	tsgr	ICU−M, DMA→ Local GRAM I/F
sc_in <bool>*</bool>	feint	FE level interrupt request
sc_in <bool>*</bool>	fenmi	FE level NMI request
sc_in <bool>*</bool>	PE <i>N</i> _eiintl <i>M</i>	PEN EI level interrupt request(N:1-7, M:0-31)
sc_in <bool>*</bool>	PE <i>N</i> _eiint_typel	PEN EI level interrupt detection type(N:1-7, M:0-31)
sc_in <sc_dt::uint64>*</sc_dt::uint64>	PE <i>N</i> _eiintl <i>M</i>	EI level interrupt request (M: 32-511)
sc_in <sc_dt::uint64></sc_dt::uint64>	PE <i>N</i> _eiint_type <i>M</i>	EI level interrupt detection type(M:32-511)
sc_in <sc_dt::uint64></sc_dt::uint64>	PEN_sys_clock	Clock for PEN(N:1-7)
sc_in <sc_dt::uint64></sc_dt::uint64>	VPI_clk	Clock for VPI
sc_in <sc_dt∷uint64></sc_dt∷uint64>	VCI_clk	Clock for VCI

sc_in <bool></bool>	From_clk	Clock for Flash I/F
sc_in <sc_dt::uint64></sc_dt::uint64>	Gram_clk	Clock for Global RAM
sc_in <bool></bool>	sys_reset	Reset

# Table 25 channel between INT2 and G3MPE hierarhy

type	channel name	meaning
sc_in <sc_dt∷uint64>*</sc_dt∷uint64>	i2 <i>X</i> _g <i>Y</i> _eiint	EI level interrupt request( $X:0-3$ , $Y:0-3$ )
sc_out <unsigned int="">*</unsigned>	i1_p <i>N</i> _t <i>Z</i> _intack	EI level interrupt response( $N:1-7$ , $Z:0-3$ )

# Table 26 MESINT-OR channel

#### E1.00 では無し。

type	channel name	meaning

# Table 27 OR-INTC channel

# E1.00 では無し。

type	channel name	meaning

# Table 28 V850E3-TSU channel

# E1.00 では無し。

type	channel name	meaning

#### Table 29 V850E3-PPU channel

# E1.00 では無し。

type	channel name	meaning

# Table 30 external IOB port

# E1.00 では無し。

type	channel name	meaning

# 8.2.2. Declaration of configuration variable

The variables for the constructor arguments of each model IP used in G3MSS and G3MPE hierarchy is declared. Without doing a re-build of a simulator by setting the configuration value the user specifies for each model IP, it's possible to do the simulation with each changed value.

A variable for configurations used by the G3MSS hierarchy of SC-HEAP E3 platform is indicated from table 34.

The item which becomes the net account is a variable for configurations established besides the constructor.

"-a chisel, it's effective." and, a variable exists in itself by all except for except for in case of the condition of the designation, but anything it's is not used for the set value.

#### Table 31 variable for AHB bus (AHB)

type	Variable name	initial value	meaning
char [1024]	ahb_map_file	none	Address map file name

#### Table 32 variable for GAPB bus (GAPB)

type	Variable name	initial value	meaning
char [1024]	gapb map file	none	Address map file name

The configuration variables used in G3MPE hierarchy of SC-HEAP E3 platform is shown from Error: Reference source not found.

網掛けになっている項目は、コンストラクタ以外で設定されるコンフィグレーション用変数です。 なお「~のみ有効」となっているものは、指定の条件の場合以外では変数自体は存在しますが、設定値は使用さ れません。

#### Table 33 variable for LAPB decoder (Pex\_LAPB\_DECODER)

type	Variable name	initial value	meaning
char [1024]	lapb_map_file	none	Address map file name

#### 8.2.3. Constructor definition

The constructor to generate an instance of class NSMVG3MSSV01 and NSMVG3MPEV01 are defined. The following sequence is done by a constructor.

- 1. Setting a fixed value to a variable for constructors of each model IP
- 2. Setting configuration value to the variable for constructors of each model IP
- 3. Instantiating each model IP
- 4. Setting the relation of connection of each model IP instance

The respective contents are explained by the following item.

#### Setting a fixed value to a variable for constructors of each model IP

A variable for the constructor explained at 8.2.2 are set by a fixed value.

A source in fixed value setting processing part of a variable for constructors of each model IP (excerpt of NSMVG3MSSV01) is shown in Figure 23.

```
NSMVG3MSSV01::
NSMVG3MSSVO1(sc_module_name module_name, const char *config_file ):
  sc_module(module_name),
  GAPB_clk("GAPB_clk"),
  VPI_clk("VPI_clk"),
 VCI_clk("VCI_clk"),
  AHB_clk("AHB_clk"),
 From_clk("From_clk"),
  Gram_clk("Gram_clk"),
  sys_reset("sys_reset"),
  fenmi("fenmi"),
  feint ("feint"),
  tsh("tsh"),
  tsgr("tsgr"),
  tsf("tsf"),
  tsv("tsv"),
  ish ("ish"),
  isg_sg0("isg_sg0"),
  isg_sg1("isg_sg1"),
  isg_sg2("isg_sg2"),
  isg_sg3("isg_sg3"),
  isg_sg5("isg_sg5")
  char port_name[64];
 mConfigFile= config_file;
   /////// 以下省略 ///////
```

Figure 23 Constructor: source to set constructor variable (excerpt from NSMVG3MSSVO1)

#### Setting configuration value to the variable for constructors of each model IP

The attribute specified by the model configuration file is set to the constructor variable explained in 8.2.2. To set the attribute value, the function read\_config\_file to analyze the configuration file, which is explained at 8.2.5, is used.

A source to set to the variable from the configuration value is described in Figure 24.

```
read_config_file(config_file);
```

Figure 24 Constructor: source to set configuration file

#### Instantiating each model IP

Each model IP which consists of SC-HEAP E3, which is explained in Error: Reference source not found, is instantiated. The arguments in the the constructor to be changed in the boot process is set with the configuration variable in 8.2.2.

A source to instantiate each model IP (excerpt of NSMVG3MPEV01) is shown in Figure 25.

```
// ------mpG3MCPU2 = new NSMVG3MCPUV01("G3MCPU", mConfigFile);
/////// 以下省略 //////
```

Figure 25 Constructor: source to instantiate each model IP(excerpt from NSMVG3MPEV01)

# Setting the relation of connection of each model IP instance

The appropriate the connection is build with the instantiated IPs.

The source to connect each IP instance (excerpt of NSMVG3MPEV01) is shown in Figure 26.

```
for(int i=0; i<PE_MAX_NUM; i++) {</pre>
   // for isv
   sprintf(port_name, "PE%d_isv", i+1);
   PE_isv[i] = new TImInitiatorSocket<32>(port_name);
    (*((mpG3MCPU->PE_isv)[i]))(*(PE_isv[i]));
   // for isl
    sprintf(port_name, "PE%d_is1", i+1);
   PE_isl[i] = new TlmInitiatorSocket<32>(port_name);
    (*((mpG3MCPU->PE_isl)[i]))(*(PE_isl[i]));
   // for PE's clock
   sprintf(port_name, "PE%d_sys_clk", i+1);
   PE_sys_clk[i] = new sc_in\sc_dt::uint64\rangle(port_name);
    (*((mpG3MCPU->PE_sys_clk)[i]))(*(PE_sys_clk[i]));
   // for PE's fenmi
   sprintf(port_name, "PE%d_fenmi", i+1);
   PE_fenmi[i] = new sc_in<bool>(port_name);
    (*((mpG3MCPU->PE_fenmi)[i]))(*(PE_fenmi[i]));
   // for PE's feint
    : (省略)
   // for PE's eiint
    : (省略)
 for(int i=0; i<(EI_ALL_CH_NUM - EI_INTC1_CH_NUM); i++) {</pre>
    sprintf(port_name, "eiintl%d", i+EI_INTC1_CH_NUM);
   eiintl[i] = new sc_in<bool>(port_name);
    (*((mpG3MCPU->eiintl)[i]))(*(eiintl[i]));
    sprintf(port_name, "eiint_type%d", i+EI_INTC1_CH_NUM);
   eiint_type[i] = new sc_in<bool>(port_name);
     (*((mpG3MCPU->eiint_type)[i])) (*(eiint_type[i]));
  (mpG3MCPU->isx) (isx);
  tsf(mpG3MCPU->tsf);
  tsx(mpG3MCPU->tsx);
  tsgr(mpG3MCPU->tsgr);
 mpG3MCPU->VPI_clk(VPI_clk);
 mpG3MCPU->Lapb_clk(Lapb_clk);
 mpG3MCPU->VCI_clk(AXI_clk);
 mpG3MCPU->From_clk(From_clk);
 mpG3MCPU->Gram_clk(Gram_clk);
 mpG3MCPU->sys_reset(sys_reset);
////// 以下省略 ///////
```

Figure 26 Constructor: source to connect each model IP(excerpt from NSMVG3MPEV01)

#### 8.2.4. Declaration of destructor

The destructor is defined to delete the instance created in class NSMVG3MSSV01. The destructor deletes the instance which is created by the constructor.

The source to destruct SC-HEAP E3 platform (excerpt of NSMVG3MSSV01) is shown in Figure 27.

~NSMVG3MSSVO1(void){    if (G3MPE)	delete G3MPE;
/////// 以下省略 //////	<mark>//</mark>

Figure 27 destructor source (excerpt from NSMVG3MSSV01)

8.2.5. Declaration of analysis process part in configuration

The analysis process part for the configuration file is defined for the variables which correspond to the constructor argument for each IP in SC-HEAP E3. Please refer to 8.2.2 for the set variable and to Error: Reference source not found for the identifier (attribute).

The source to analyze the configuration file (excerpt of NSMVG3MPEV01) is shown in Figure 28.

```
void read_config_file( const char *filename ) {
              word[512];
   char
              seps[] = " , =();YtYnYr";
   char
   char
              *token;
              error_detected = false;
   bool
   int
              reg_num;
    ifstream configFile_(filename);
#ifdef CM_REPORT
    : (省略)
#endif
   // read the config file to decide the log file
   while(1) {
        configFile_.getline(word, 512, '\u00e4n');
        token = strtok(word, seps);
        // --
        // For EOF
        if (config_file.eof()) {
            break;
        // For comment
        if ((token == NULL) \mid | (strncmp(token, "//", 2) == 0)) 
            continue;
        }
        // detect end marker
        // NOTICE: You have to check whether token is NULL first.
        if (strcmp(token, "[END]") == 0) {
            break;
        // get token
        // For miscellaneous
   }
```

Figure 28 source to analyze the configuration file(excerpt from NSMVG3MPEV01)

8.3. Explanati on of main.cpp

#### 担当:吉永S,新井S

The SystemC simulation is start from the function sc\_main. It is located in main.cpp and it is done as follows.

- 1. Analysis of a command argument
- 2. Analysis of a configuration file
- 3. Instantiating top hierarchy
- 4. 周辺マクロ/SMPILS 接続の選択、ユーザ IP の接続

- 5. Starting simulation
- 6. Calling function to finish simulation
- 7. Deletes top hierarchy

Each process is explained below.

# 8.3.1. Analysis of a command argument

In this platform, 2 arguments are received as the command arguments shown in Table 34.

Table 34 command argument

Command argument	meaning
-n <cycle number=""></cycle>	Specify the number of simulation cycle
-config <filename></filename>	Specify the configuration file name
-v	Display SC-HEAP E3 model version
-help	Display how to use the comman
-py_scr <filename></filename>	Use Python script to execute the simulator.

The source to analyze the command argument (partly excerpt) is shown in Figure 29.

```
if (argc > 1) {
    for (int count = 1; count < argc; count++) {
        if (strcmp(argv[count], "-n") == 0) {
            cycle_number = token_to_int(argv[count + 1], "main", "-n cycle");
        }
        if (strcmp(argv[count], "-config") == 0) {
            config_file = argv[count + 1];
        }
        ///// 以下省略 /////</pre>
```

Figure 29 source to analyze the command argument (excerpt)

8.3.2. Analysis of a configuration file

There is no analysis of the configuration file in sc\_main function.

8.3.3. Instantiating top hierarchy

In this platform, the hierarchy RH850 should be instantiated to do the SystemC simulation. Please refer to 8.1 about class NSMVRH850V01. The configuration file name in 8.3.1 is necessay to instantiate the RH850 hierarchy.

The source to instantiate the top hierarchy is shown in Figure 30.

```
RH850 = new NSMVRH850V01( "RH850", config_file);
```

Figure 30 instantiate top instance

8.3.4. Starting simulation

In this platform sc\_start is used to start the simulation. The function sc\_start is called linking with the Python command<sup>8</sup>. sc main function boots Python to receive the Python command.

The source to call the booting process of the simulation is shown in Figure 31.

```
sc_start( cycle_number * glb_clock_period, glb_clock_time_unit );
```

Figure 31 source to start simulation

Before entering Python command "sc\_start" to start the simulation, the clock frequency should be set. It is set by "setFreq" command.

The example to start simulation is in Figure 31.

```
C:#WINDOWS*system32*cmd.exe

E: **user***e_arai***python***HeapE3***scheapCompile***build**ITmem_vpi>..***TOPV01***msvc100***Rel = ease***sim.exe -n 250 -config .***theap.cfg

SystemC 2.2.0 --- Dec 26 2011 15:55:26

Copyright (c) 1996-2006 by all Contributors

ALL RIGHTS RESERVED

Intc1Func::Intc1Func

Python 2.7.3 (default, Apr 10 2012, 23:31:26) [MSC v.1500 32 bit (Intel)] on win 32

Type "help", "copyright", "credits" or "license" for more information.

>>> SCHEAP.setFreq(10, "MHz")

>>> SCHEAP.sc_start(10000)
```

Figure 32 example to input command when starting simulation

8.3.5. Finish simulation

In this platform, Python is finished after simulation.

The part to finish Python is as follows.

```
mShPythonAPI.DestructorPy();
```

Figure 33 Source code to finish Python

8.3.6. Delete top hierarchy

RH850 hierarchy as top hierarchy is deleted.

The code to delete RH850 hierarchy is as follows.

```
delete RH850;
```

Figure 34 Soruce code to delete RH850 hierarchy

8.3.7. Calling function to finish simulation TBD

<sup>&</sup>lt;sup>8</sup> Please refer to about Python command.

本プラットフォームでは、シミュレーションを通じて得られたキャッシュ統計情報を出力するためにインスタンスで定義した end\_of\_simulation 関数を利用します。

シミュレーション終了時処理の呼び出し処理部のソースを Figure 35 に示します。

E2SPFP->end\_of\_simulation();

Figure 35 source to finish simulation

8.4. Explanati on of Makefile

# 担当:吉永 S

A simulator on SC-HEAP E3 platform is built with each model IP, each Makefile (in case of this release, Makefile\_scheap: Makefile for Linux ACCELLERA/USK edition simulators) and top Makefile. In this chapter, top Makefile is explained.

Besides, this Makefile is used for Linux ACCELLERA/USK edition SystemC.

8.4.1. Linux ACCELLERA/USK edition SystemC

担当:吉永 S

Environment variable needed before Makefile

担当:吉永S

.1.

Please refer to the following environmental variables when Makefile is used.

[with ACCELLERA]

Variable name	The set value
SYSTEMC_HOME	Path to ACCELLERA SystemC library
	default value is set in Makefile_scheap.
OSCI_TLM_PATH	ACCELLERA TLM library path
	default value is set in Makefile_scheap.tb.
PYTHONHOME	Path to Python installed directory
PYTHON_VERSION	Python version
SCHEAP_HOME	Path to SCHEAP

#### [with USK]

Variable name	The set value
LD_LIBRARY_PATH	Specify path to USK SystemC library
	Default value is /proj/soft108/Heap/USK/lib/
USK_HOME	Path to USK SystemC library

# [with peripheral macros]

Variable name	The set value
LD_LIBRARY_PATH	Sepcify path to dynamic link library of RH850 peripheral macros
	Specify path to scheap/lib in Figure 1

# make target

#### 担当:吉永S

The top Makefile has the make target in Table 35.

Table 35 make target in top Makefile

Target name	The function
<mark>default</mark>	Call Makefile to create simulator / SC-HEAP E3 library. ACCELLERA SystemC library is used. Optimization flag etc. is not specified and use the setting value in Makefile_scheap to be called later on.
release	Makefile for /SC-HEAP E3 library is used to build the simulator in a release mode. ACCELLERA SystemC library is used.
Debug	Call Makefile to create simulator / SC-HEAP E3 library under debug mode, Accellera SystemC library is used.
Clean	A clean target of Makefile for /SC-HEAP E3 library is started and diretories to locate the libraries are deleted.
release_usk	Run Makefile to build simulator and create SC-HEAP E3 library in release mode by specifying USK for SystemC.
debug_usk	Run Makefile to build simulator and create SC-HEAP E3 library in debug mode by specifying USK for SystemC.
Clean-usk	Run clean target for USK
Version	Output build environment information

# Structure of Makefile

# 担当:吉永S

The top Makefile has the followings.

- Setting Make variables
- Target action

The respective contents are explained by the following item.

#### **Setting Make variables**

The make variable indicated in Table 36 is used in top Makefile. The make variable where the cycle is marked for "Environmental dependency" should be checked to create the simulator in the other environment not described in Error: Reference source not found. The make variables marked with the circle for "overwrite" is overwritten when Makefile for each model IP or Makefile\_scheap for simulator is called.

Table 36 make variable in top Makefile

Make variable name	Envi ronm ental depe nden cy	Over write	The meaning
PROJ_HOME		0	Location of project top
MODE			Release / debug
OPTFLAG			Optimized flg
DBGFLAG			Debug flag
SYSTEMC_HOME		0	location of SystemC
OSCI_TLM_PATH		0	Location of ACCELLERA TLM header file
USK HOME		0	USK home directory

$\rangle$	62/9	9	9
1.0	UL,	•	v

LIBPATH_ROOT	Location of model IP library objects	
PROJ_HOME	Locatiojn of project	
KERNEL_LIB_POSTFIX	Type of simulator kernel. Use as the string added to target name.	
TARGET_ARCH	Target environment	
SIMTARGET	Executed file name to build simulator	
TARGET_A_SCMAIN	Library name of simulator contained with sc_main	
TARGET_A	Simulator library name execluded with sc_main	

#### **Target action**

A target action of top Makefile is shown on Figure 36 to Figure 43.

```
default:

@printf "Building the CForest (RELEASE) ... \u21an"

@ (cd ../../models/iss/cforest_g3m/sim; make scheap)

@printf "Building the SCHEAP-E3-G5 (RELEASE) ... \u21an"

@ (make -f Makefile_scheap)
```

Figure 36 default target action in top Makefile

```
release:

@printf "Building the CForest (RELEASE) ... \text{\text{Y}}n"

@ (cd ../../models/iss/cforest_g3m/sim; make scheap)

@printf "Building the SCHEAP-E3-G5 (RELEASE) ... \text{\text{\text{\text{Y}}}n"}

@ (make -f Makefile_scheap \text{\text{\text{\text{\text{W}}}}

MODE=release \text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\t
```

Figure 37 release target action in top Makefile file

```
debug:

@printf "Building the CForest (DEBUG) ...\u214n"

@(cd ../../models/iss/cforest_g3m/sim; make scheap)

@printf "Building the SCHEAP-E3-G5 (DEBUG) ...\u214n"

@(make -f Makefile_scheap \u214 MODE=debug \u2144 OPTFLAG='-m32 -00' \u2144 DBGFLAG='-ggdb -DDEBUG')
```

Figure 38 debug target action in top Makefile

```
clean:

@printf "Cleaning the CForest ... \text{\text{Y}}n"

@ (cd .../.../models/iss/cforest_g3m/sim; make clean)

@ (pwd)

@printf "Cleaning the SCHEAP-E3-G5 ... \text{\text{\text{Y}}}n"

@ (make -f Makefile_scheap clean)
```

Figure 39 clean target action in top Makefile

```
usk:
        release-usk
release-usk:
         @printf "Building the CForest (RELEASE) ... \u21a4n"
         @(cd ../../models/iss/cforest_g3m/sim; make scheap)
         @printf "Building the SCHEAP-E3-G5-USK (RELEASE) ... \u00e4n"
         @make -f Makefile_scheap MODE=release SYSTEMC_LIB=usk
                   OPTFLAG=' -m32 -03' DBGFLAG=' -DNDEBUG'
                   SYSTEMC_HOME=${USK_HOME}/systemc
                   OSCI TLM PATH=${USK HOME}/TLM2/include/tlm
                                                                    ¥
                                                                    ¥
                   LIBPATH_ROOT=$ (PROJ_HOME) / lib-usk-models03
                   KERNEL_LIB_POSTFIX=-USK TARGET_ARCH=CentOS4
                                                                    ¥
                   SIMTARGET='sim-usk.x' TARGET_A='SCHEAP-E3-G5-USK.a'
```

Figure 40 usk and release-usk target action in top Makefile

Figure 41 default-usk target action in top Makefile

Figure 42 clean-usk target action in top Makefile

```
version:
@make -f Makefile_scheap version
```

Figure 43 version target action in top Makefile

3.5. Explanati on of Makefile\_ scheap

# 担当: 吉永 S、修正後、新井 S, 大塚氏の加筆

Each Makefile to build each model IP by calling Makefile\_scheap. The structure of Makefile\_scheap is explained in this section.

Makefile\_scheap is used for Linux ACCELLERA/USK edition SystemC.

8.5.1. make target

Makefile\_scheap has make target in the table.

Table 37 make target in Makefile\_scheap

Target name	The function
all	A directory for library is made and Makefile for each model IPs and simulator is called.
clean	Clean target for each model IP and Makefile for simulation builds are started and a directories for libraries are eliminated.
version	Display version

8.5.2. Structure of Makefile scheap

Makefile\_scheap has the following structures.

- 1. Setting make variables
- 2. Target action

The respective contents are explained by the following item.

#### **Setting make variables**

Makefile\_scheap uses the make variable in Table 38. The make variable where the cycle is marked for "Environmental dependency" should be checked to create the simulator in the other environment not described in Error: Reference source not found. The make variables marked with the circle for "overwrite" row is overwritten when Makefile for each model IP or Makefile\_scheap.tb for simulator is called.

Table 38 make variable in Makefile\_scheap

Make variable name	Envi ronm ental depe nden ce	addr ess	The meaning
MODEL		0	Model name (It's used only in Makefile for model IPs.)
SIMTARGET		0	Simulator name (It's used only in Makefile for simulator builds.)
PROJ_HOME		0	The location of the project top
LIBPATH_ROOT		Δ	Library output place (It's used at the time of a LIBPATH address.)
MODELPATH_ROOT			Model IP source allocating place
MODEL_COMMON			Model name of a model IP sharing source
MODEL_COMMON_BUS			The bus related inclusion file stock folder name

))	65/	99

			7 031		
MODEL_NSMVRH850V01			IP model name of RH850 model		
MODEL_NSMVG3MSSV01			IP model name of G3MSS model		
MODEL_NSMVG3MPEV01			IP model name of G3MPE model		
MODEL_NSMVG3MCPUV01			IP model name of G3MCPU model		
MODEL_FASTISS			IP model name of FASTISS model		
MODEL_BUS32			Model name of ATLTLB32 model		
MODEL_BUS64			Model name of ATLTLB64 model		
MODEL_VP12APB			Model name of VPI2APB model		
MODEL_VC12AHB			Model name of VCI2AHB model		
MODEL_AHB2VCI			Model name of AHB2VCI model		
MODEL_NSMVINTC1V01			Model name of INTC1		
MODEL_NSMVINTC2V01			Model name of INTC2		
LIDDATII ACTO DOCT					
LIBPATH_ASTC_ROOT			Location to ASTC library		
MODEL_ASTC_HOME			Location of ASTC model IP srouce codes		
BUILD_PF_HOME			Root directory of PFV01		
BUILD_SMPILS_HOME			Root directory of SMPILSV01		
INCLUDE_ASTC_PATH			Location of ASTC model include files		
MODEL_ASTC_PATH			=MODEL_ASTC_HOME		
MODEL_ASTC_DMA_PATH			Location of ASTC DMA model IP		
BUILD_PF_PATH			Location of PFV01		
PFRH850_MOD_PATH			Location of PFRH850		
BUILD_SMPILS_PATH			Location of SMPILSV01		
BUILD_PFV01			Path to PFV01		
BUILD_SMPILS			Path to SMPILSV01		
SYSTEMC_HOME		0	The location of Accellera or USK SystemC environment		
TARGET_ARCH		0	The target environment		
SYSTEMC_INCPATH			The location of ACCELLERA or USK SystemC Header		
SYSTEMC_LIBPATH			The location of ACCELLERA or the USK SystemC library		
SYSTEMC_LIB		0	Identifier in ACCELLERA or USK SystemC library (It's used only in Makefile for simulator builds.)		
MAKE	0	0	Location of gmake		
RM	0	Ť	RM name		
RM_OPT	0		RM option		
CXX	0	0	The location of the C++ compiler		
OPTFLAG	Ö	Ō	Optimization flag		
DEFFLAG	Ö	0	Defined macros		
DBGFLAG	0	0	Debugging flag		
INCPATH	0	Ö	Include path		
INC_PFV01PATH		Ĭ	Include path to PFV01		
INC_SMPILSVO1PATH			Include path to SMPILSV01		
PYTHONHOME	0	0	Python installed directory path		
PYTHON_VERSION	0	Ö	Python version		
PYTHON_INCPATH	0	Ö	Python include path		
PYTHON_LIBPATH	0	Ö	Python library path		
T T THOM_ETDL ATTL		$\overline{}$	i yanon iibiaiy paan		

For your information, the setting value for make variables regaring compilation in the release package is explained.

Table 39 setting value of C++ compile option

Make variable	The set value and its meaning
name	
OPTFLAG	-m32 -g
	Specify 32bit execuation format on 64bit machine and creating debugging objects
DEFFLAG	-DL1NUX_DEF
	LINUX: reused source uses, but the reason is unknown. Affect the build models/{common}.
DBGFLAG	(not specify)
	Not specify to output debugging information
INCPATH	-I\$(SYSTEMC_INCPATH) -II\$(PYTHON_INCPATH) -I\$(MODELPATH_ROOT)/\$(TLM_INCLUDE_HEADER) -I\$
	(MODELPATH_ROOT) /\$ (MODEL_COMMON) - I\$ (MODELPATH_ROOT) /\$ (MODEL_NSMVG3MSSVO1) - I\$

	(MODELPATH_ROOT)/\$(MODEL_NSMVG3MPEVO1) -I\$(MODELPATH_ROOT)/\$(MODEL_NSMVG3MCPUVO1) -I\$
	(MODELPATH_ROOT)/\$(MODEL_ATLTLB32) -I\$(MODELPATH_ROOT)/\$(MODEL_ATLTLB64) -I\$
	(MODELPATH_ROOT)/\$(MODEL_VPI2APB) -I\$(MODELPATH_ROOT)/\$(MODEL_AXI2AHB) -I\$
	(MODELPATH_ROOT)/\$(MODEL_AHB2AXI) -I\$(MODELPATH_ROOT)/\$(MODEL_ATLTSLAVE32) -I\$
	(MODELPATH_ROOT)/\$(MODEL_ATLTSLAVE64) -I\$(MODELPATH_ROOT)/\$(MODEL_NSMVINTC1V01) -I\$
	(MODELPATH_ROOT)/\$(MODEL_NSMVINTC2V01) -I\$(MODELPATH_ROOT)/\$(MODEL_FASTISS)/core/rh850 -I\$
	(MODELPATH_ROOT)/\$(MODEL_FASTISS)/runtime -I\$(MODELPATH_ROOT) -I\$(OSCI_TLM_PATH) -I\$
	(PFRH850_MOD_PSTH) -I\$ (MODEL_ASTC_DMA_PATH) -I\$ (MODEL_ASTC_HOME)
	Specify to add include path to Accellera / USK SystemC header, current directory, model
	coman header files, G3MSS header files, G3MPE header files and G3MCPU header files, or
	include path to Accellera / USK SystemC library path.
INC_PFV01PATH	-I\$(INCPATH) -I\$(PYTHON_INCPATH) -I\$(MODELPATH_ROOT)/\$(MODEL_NSMVG3MSSV01) -I\$
	(MODEL_ASTC_PATH) -I\$ (MODEL_ASTC_DMA_PATH)
	Include path passed to PFV01 Makeifle
INC_SMPILSVO1PATH	-I\$(INCPATH) -I\$(PYTHON_INCPATH) -I\$(MODELPATH_ROOT)/\$(MODEL_NSMVG3MSSVO1)
	Include path passed to SMPILSV01 Makefile

# **Target action**

Target action of Makefile\_scheap is shown on Figure 44 to Figure 46.

```
all:
        if test ! -d (LIBPATH_ROOT); then mkdir (LIBPATH_ROOT); fi;
        (cd $(MODELPATH_ROOT)/$(MODEL_COMMON);
         $(MAKE) -f Makefile
         MODEL="$ (MODEL_COMMON)"
         PROJ HOME="$ (PROJ HOME)"
         LIBPATH="$(LIBPATH_ROOT)/$(MODEL_COMMON)"
         {\tt SYSTEMC\_HOME="\$ (SYSTEMC\_HOME)"}
         TARGET_ARCH="$ (TARGET_ARCH)"
         MAKE="$ (MAKE)
         CXX = "$(CXX)
         OPTFLAG="$ (OPTFLAG)"
         DEFFLAG="$ (DEFFLAG)"
         DBGFLAG="$ (DBGFLAG)"
         INCPATH="$ (INCPATH)"
        ////// 以下省略 ///////
```

Figure 44 all target action in Makefile\_scheap(excerpt)

Figure 45 clean tatget action in Makefile\_scheap(excerpt)

```
version:
        @echo "#### build machine and OS version"
        @uname -a
        @echo " "
        @echo "#### g++ version"
        @$(CXX) --version
        @echo " "
        @echo "#### gmake version"
        @$(MAKE) --version
        @echo " "
        @echo "#### OSCI version"
        @(strings $(SYSTEMC_LIBPATH)/lib$(SYSTEMC_LIB).a | grep "SystemC")
        @echo " "
        @echo "#### IP component version"
         @(cd $(MODELPATH_ROOT); cvs status | egrep -e "======
"revision")
```

Figure 46 version target action in Makefile\_scheap(excerpt)

8.6. Explanati on of Makefile\_ scheap.tb

# 担当: 吉永 S、修正後、新井 S, 大塚氏の加筆

Building a simulator on SC-HEAP E3 platform and a library of SC-HEAP E3 is done by calling Makefile\_scheap.tb after calling each Makfile to build each model IP in Makefile\_scheap. In the section, the structure of Makefile\_scheap.tb to build the simulator is explained.

8.6.1. make target

Makefile\_scheap.tb has the make target in Table 40.

Table 40 make target in Makefile\_scheap.tb

Target name	The function
All	Target \$(SIMTARGET) is started.
\$(SIMTARGET)	Build the simulator specified by \$(SIMTARGET).
Clean	Remove files compiled by build
\$(LIBPATH)/main.o	Main object
\$(LIBPATH)/pltfrm.o	Peripheral macros connection(** dummy file).

8.6.2. Structure of Makefile\_scheap.tb

Makefile\_scheap.tb has the following structures.

- 1. Setting make variables
- 2. Setting build rule
- Target action
- 4. ヘッダファイル/ライブラリファイルのコピー

The respective contents are explained by the following item.

# **Setting make variables**

The make variable shown in Table 41 is used in Makefile\_scheap.tb. "Environmental dependency" should be checked to create the simulator in the other environment not described in Error: Reference source not found. The make variables marked with the circle for "overwrite" row is overwritten by the upper level Makefile.

Table 41 make variable in Makefile\_scheap.tb

Make variable name	Envi ronm ental depe nden ce	Over write	The meaning
SIMTARGET		0	Simulator name
TARGET_A_SCMAIN		0	Library of SC-HEAP E3 including sc_main
TARGET_A		0	Library of SC-HEAP E3 exncluding sc_main
PROJ_HOME		0	The location of the project top
LIBPATH		0	Library output place
MODEL_HOME			Model IP source allocating place
MODEL_COMMON_PATH			The location of the model IP sharing source
NSMVRH850V01_PATH			Location of RH850 model IP source
NSMVG3MSSV01_PATH			Location of G3MSS model IP source
COMMON A			Model IP shared library name
NSMVRH850V01 A			RH850 model IP library name
NSMVG3MSSV01_A			G3MSS model IP library name
NSMVG3MPEV01_A			G3MPE model IP library name
NSMVG3MCPUV01 A			G3MCPU model IP library name
ATLTLB32_A			32-bit bus model IP library name
ATLTLB64_A			64-bit bus model IP library name
VPI2APB A			VPI2APB model IP library name
VC12AHB_A			VCI2AHB model IP library name
AHB2VC1_A			AHB2VCI model IP library name
NSMVINTC1VO1_A			INTC1 model IP library name
NSMVINTC2V01_A			INTC2 model IP library name
CFOREST_A			CFOREST library name
CFOREST_CEDARE3V5_A			CFOREST CEDARE3V5 library name
OF ORLOT_OLDARLOVS_A			GPOREST GEDARESVS library flame
FASTISS_CORE_ASTC_A			FastISS core library name
FASTISS_RUNTIME_ASTC_A			FastISS runtime library name
FASTISS_ASTC_A			FastISS runtime library name
LIB ASTC DMA A			ASTC DMA モデル IP ライブラリ名
LIB_ASTC_IOPORTS_A			ASTC 10PORTS モデル IP ライブラリ名
LIB ASTC RTC A			ASTC RTC モデル IP ライブラリ名
LIB_ASTC_CSIH_A			ASTC CSIHモデル IP ライブラリ名
LIB_ASTC_CSIG_A			ASTC CSIGモデル IP ライブラリ名
LIB_ASTC_ADC_A			ASTC ADC モデル IP ライブラリ名
LIB_ASTC_TIMERJ_A			ASTC TIMERJ モデル IP ライブラリ名
_ <mark>LIB_ASTC_TIMERA_A</mark>			ASTC TIMERA モデル IP ライブラリ名
LIB_ASTC_WDTA_A			ASTC WDTA モデル IP ライブラリ名
LIB_ASTC_STIM_A			ASTC Stimulus Driver モデルIPライブラリ名
_ <mark>LIB_ASTC_PFV01_A</mark>			ASTC PFV01 ライブラリ名
LIB_ASTC_PRCCM_A			ASTC PRCCM モデル IP ライブラリ名
_ <mark>LIB_ASTC_TAOPA_A</mark>			ASTC TAOPA モデル IP ライブラリ <u>名</u>
LIB_ASTC_LMA_A			ASTC LMA モデル IP ライブラリ名
LIB_ASTC_VCOMP_A			ASTC VCOMP モデル IP ライブラリ名

9/	99
	9/

	ı	ı	W VENESAS GIORD CONFIDENTIAL // 69/
LIB_ASTC_RNG_A			ASTC RNG モデル IP ライブラリ名
_LIB_ASTC_DCRC_A			_ASTC DCRC モデル IP ライブラリ名
LIB_ASTC_OSTM_A			ASTC OSTM モデル IP ライブラリ名
LIB_ASTC_ERAY_A			ASTC ERAY モデル IP ライブラリ名
LIB_ASTC_CLMA_A			ASTC CLMA モデル IP ライブラリ名
LIB_ASTC_AFCAN_A			ASTC aFCAN モデル IP ライブラリ名
LIB_ASTC_CNTA_A			ASTC CNTA モデル IP ライブラリ名
LIB_ASTC_DNF_A			ASTC DNF モデル IP ライブラリ名
LIB_ASTC_ENC_A LIB_ASTC_ETHERMAC_A			ASTC ENC モデル IP ライブラリ名
			ASTC EtherMAC モデル IP ライブラリ名
LIB_ASTC_EVENTCTRL_A LIB_ASTC_FCLA_A			_ASTC Event Controller モデル IP <u>ライブラリ名</u> ASTC FCLA モデル IP ライブラリ名
LIB_ASTC_FICE_A			ASTO FICE モデル IP ライブラリ名 ASTO II CB モデル IP ライブラリ名
LIB_ASTC_KR_A			ASTC KRモデル IP ライブラリ名
LIB_ASTC_MODE_A			ASTC MODE モデル IP ライブラリ名
LIB_ASTC_PIC_A			ASTC PICモデル IP ライブラリ名
LIB ASTC SELA A			ASTC FIG モデル IP ライブラリ名
LIB_ASTC_PFV01_BASE_A			ASTC PFV01 ベースライブラリ名
SYSTEMC HOME	0	0	the location of ACCELLERA or USK SystemC
3131LWC_HOME	~		environment
TARGET_ARCH	0	0	The target environment
SYSTEMC LIB		0	Identifier in ACCELLERA or USK SystemC library
SYSTEMC_INCPATH			The location of ACCELLERA or USK SystemC Header
SYSTEMC_LIBPATH			The location of ACCELLERA or the USK SystemC library
PYTHONHOME	0	0	PYTHON installed directory path
PYTHON_VERSION	0	0	PYTHON version
PYTHON_INCPATH	0	0	PYTHON include path
PYTHON_LIBPATH	0	0	PYTHON library path
_PLTFRM_COMPILE_LIB_HOME			Path to pltfrmCompile/lib
PLTFRM_COMPILE_INCLUDE_HOME			Path to pltfrmCompile/include
LIB_ASTC_PATH		O	Location of ASTC library
LIB_FASTISS_PATH			Location of FastISS library
BUILD_PF_HOME		<u>0</u>	Root directory of PFV01
_MODEL_ASTC_MODEL			Location of ASTC model IP
MODEL_ASTC_DMA_PATH		<u> </u>	Location of ASTC DMA model IP
BUILD_PF_PATH		<u>O</u>	Path to PFV01
BUILD_PF_PFRH850_PATH			Path to PFV01/PFRH850
INCLUDE_ASTC_PATH			Path to include_astc
CFOREST_LIB_PATH		_	Path to CFOREST library
MAKE	0	0	The location of make
RM	0		Rm name
RM_OPT	0		Rm option
AR ARREND			AR command
AR_APPEND			File addition by AR command
AR_DEK	<del>  _       _     _     _     _     _  </del>		File deletion by AR command The location of the C++ compiler
CXX	0	0	-
OPTFLAG	0	0	Optimization flag
DEFFLAG	0	0	Defined macros flag
DBGFLAG	0	0	Debugging flag
INCPATH DEDELAC	0	0	Include path  Dependence output flag
DEPFLAG MANE	0		
DEFFLAG_MINE	0		Defined macros flag(for original expansion)
DBGFLAG_MINE	0		Debugging flag(for original expansion)
INCPATH_MINE	0		Include path(for original expansion)
CXXFLAGS	0		Compiler flag Link flag
LFLAGS SOURCES	0		Build source
OBJECTS			Build object
LIBS			Library
LIUU	L	L	notary .

$\rangle$	7	0	/9	9

LIBS_BEFORE_ASTC	Library linked before ASTC library is linked
LIBS_ASTC	ASTC library

For your information, the setting value for make variables regaring compilation in the release package is explained.

Table 42 setting value of C++ compile option

Make variable	The set value and its meaning
OPTFLAG	-m32 -g
	Specify 32bit execuation format on 64bit machine and creating debugging objects
DEFFLAG	(無指定)
	Not specify the specific define macros. Overwrite top Makefile.
DBGFLAG	(無指定)
	Not specify to output debugging information. Overwritten by top Makefile.
INCPATH	-I\$(SYSTEMC_INCPATH) -II\$(MODEL_COMMON_PATH)
	Specify to add ACCELLERA or USK SystemC Header files, current directories, model common
	header files. Overwritten by top Makefile.
DEPFLAG	MM
	Specify to output dependency of a source file related to the user header file.
DEFFLAG_MINE	-DLINUX_DEF
	LINUX: use reused source. Detailes unknown. Affect models/{common}.
DBGFLAG_MINE	(無指定)
	Not specify to output debugging information
INCPATH_MINE	-I\$(NSMVG3MSSV01_PATH) -I\$(ATLTSLAVE32_PATH) -I\$(ATLTSLAVE64_PATH)
	Specify to add include pathto each model header.
CXXFLAGS	\$(OPTFLAG) \$(DEFFLAG) \$(DEFFLAG_MINE) \$(DBGFLAG) \$(DBGFLAG_MINE) \$(INCPATH) \$(INCPATH_MINE)
	Converge options specifed by each macro
LFLAGS	-ldl -lpthread -W1,-whole-archive -L\$(SYSTEMC_LIBPATH) -I\$(SYSTEMC_LIB) -W1,-no-whole-
	archive -rdynamic
	Specify library path to ACCELLERA / USK SystemC library, the kind of link library and static link.

#### **Setting build rule**

An implicit build rule of Makefile\_scheap.tb is shown in Figure 47.

```
%. d:%. cpp

$(CXX) $(DEPFLAG) $(CXXFLAGS) $< sed 's!$*.o:!$$(LIBPATH)/&!g' > $@

$(LIBPATH)/%.o:%. cpp

$(CXX) -c $(CXXFLAGS) -o $@ $<
```

Figure 47 setting build rule in Makefile\_scheap.tb

# **Target action**

A target action of Makefile\_scheap.tb is shown on Figure 48から Figure 51.

all:	\$(SIMTARGET)			
------	---------------	--	--	--

Figure 48 all target action in Makefile\_scheap.tb

```
$(SIMTARGET): $(OBJECTS)
         $(CXX) $(CXXFLAGS) -o $@ $(OBJECTS) $(ASTC_HEAP_OBJECTS) $(LIBS_BEFORE_ASTC) $(LIBS_ASTC) $
(LIBS) $(LFLAGS) 2>&1 | c++filt
         @echo "sim. x was made!!"
         $(AR) $(TARGET_A_SCMAIN) $(shell find $(LIBPATH) -name '*.o' -print)
         @echo ".a was made!!"
         $(AR_APPEND) $(TARGET_A_SCMAIN) $(shell find $(LIB_ASTC_PATH) -name '*.o' -print)
         @echo ".a was made!!"
         \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL) \AR_DEL)
         @echo ".a was made!!"
         cp $(TARGET A SCMAIN) $(PLTFRM COMPILE LIB HOME)
         $(AR_DEL) $(TARGET_A_SCMAIN) $(LIBPATH)/main.o
         mv $(TARGET_A_SCMAIN) $(TARGET_A)
         cp $(CFOREST_A) $(PLTFRM_COMPILE_LIB_HOME)
         cp $(CFOREST_CEDARE3V5_A) $(PLTFRM_COMPILE_LIB_HOME)
         cp $(FASTISS_CORE_ASTC_A) $(PLTFRM_COMPILE_LIB_HOME)
         cp $(FASTISS_RUNTIME_ASTC_A) $(PLTFRM_COMPILE_LIB_HOME)
         cp $(FASTISS_ASTC_A) $(PLTFRM_COMPILE_LIB_HOME)
         cp $(MODEL_COMMON_PATH)/global.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         cp $(MODEL_COMMON_PATH)/CmErrMsg.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         cp $(MODEL_COMMON_PATH)/slct_sc_signal_ports.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         cp $(MODEL_COMMON_PATH)/OSC12.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         cp $(NSMVG3MSSV01 PATH)/NSMVG3MSSV01.h $(PLTFRM COMPILE INCLUDE HOME)
         cp $(INCLUDE_ASTC_PATH)/PFRH850.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         cp $(INCLUDE_ASTC_PATH)/HEAPPlatform.h $(PLTFRM_COMPILE_INCLUDE_HOME)
         @echo "Done"
```

Figure 49 \$(TARGET) target action in Makefile\_scheap.tb

```
clean:
    @($(RM) $(RM_OPT) $(OBJECTS) core*);
    @($(RM) * d):
```

Figure 50 clean target action in Makefile\_scheap.tb

```
$(LIBPATH)/main.o: main.cpp main.d
```

Figure 51 \$(LIBPATH)/main.o target action in Makefile\_scheap.tb(use file dependency)

```
$(LIBPATH)/pltfrm.o: pltfrm.cpp pltfrm.d
```

Figure 52 \$(LIBPATH)/pltfrm.o target action in Makefile\_scheap.tb(use file dependency)

```
$(LIBPATH)/ShPythonAPI.o: ShPythonAPI.cpp ShPythonAPI.d
```

Figure 53 \$(LIBPATH)/ShPythonAPI.o target action in Makefile\_scheap.tb(use file dependency)

#### Copying header file / library

After executing this Makefile, simulator executable file and the library of G3MSS hierarchy are created. This library and the include files for it are copied to some directories in pltfrmCompile.

## Table 43 copied file and destination of copy

file name	Destination of copy
Library file **make variables : specifed by \$	Directory specified by \$(PLTFRM_COMPILE_LIB)
(TARGET_A_SCMAIN, CFOREST_A, CFOREST_CEDARE3V5_A,	
FASTISS_CORE_ASTC_A, FASTISS_RUNTIME_ASTC_A,	
FASTISS_ASTC_A)	
\$(MODELS_COMMON_PATH)/global.h	Directory specified by
\$(MODELS_COMMON_PATH)/CmErrMst.h	\$(PLTFRM_COMPILE_INCLUDE)
\$(MODELS_COMMON_PATH)/slct_sc_signal_ports.h	
\$ (MODELS_COMMON_PATH) /OSC12. h	
\$ (NSMVG3MSSVO1) /NSMVG3MSSVO1. h	
\$(INCLUDE_ASTC_PATH)/PFRH850. h	
\$(INCLUDE_ASTC_PATH)/HEAPPlatform.h	

8.7. Explanati on of scheapE3 .sln

#### 担当:佐藤、新井S USK は残す?

To create the simulator for SC-HEAP E3 platform and CPUSS hierarchy library with VisualStudio 2010(abbreviated as VS) on Windows Platform, Visual Studio Solution file and Visual Studio Project file are used. In the section, Solution file scheapE3.sln and project file SCHEAP-E3-G5\_EXE.vcproj/scheapE3\_g5.vcxproj/RH850-G5.vcproj/scheapE3\_models.vcproj to build the simulator are explained.

Besides, these files are used when using Windows Accellera/USK SystemC.

Environment variable needed before using scheapE3.sln

Please refer to the following environmental variables when using scheapE3.sln.

#### [ACCELLERA]

.1.

Variable name	The set value
SCHEAP_HOME	Home directory to the project
SYSTEMC_HOME	Path to ACCELLERA SystemC library
CFOREST_DIR	Path to CForestG3M
TLM_INC_DIR	Path to TLM
PYTHON_DIR	Path to PYTHON

#### (USK)

Variable name	The set value
SCHEAP_HOME	プロジェクトのホームディレクトリ
CFOREST_DIR	Path to CForestG3M
USK_HOME	Path to USK SystemC libary
PYTHON_DIR	Path to PYTHON

8.7.2. Structure of scheapE3.sln

Please refer to MSDN document for detailed file formant or corresponded defined value.

This solution is consisted of the following projects.

### Table 44 projects in scheapE3. sln

Project name	The file name	The explanation
SCHEAP-E3-G5_EXE	SCHEAP-E3-G5_EXE.vcxproj	Compile pltfrm.cpp and link
SCHEAP-E3-G5	scheapE3_g5.vcxproj	Compile main.cpp and create SCHEAP-E3-G5.lib
RH850-G5	RH850-G5.vexproj	Compile pltfrmSmpils and create RH850-G5.lib
PFV01	PFV01.vcproj	Compile RH850 peripheral connection class
SCHEAP-E3-Models	scheapE3_models.vcproj	Compile model IP
cforestg3m	cforestg3m.vcproj	Compile CForestG3M

This solution is as follows.

Table 45 solution of scheapE3.sln

Solution	Target	The construction of each project
Release	ACCELLERA edition SC-HEAP E3 simulator.	cforestg3m:Release
	Release mode.	SCHEAP-E3-Models:Release
		RH850-G5: Release
		SCHEAP-E3-G5: Release
		SCHEAP-E3-G5_EXE : Release
Release_usk	USK edition SC-HEAP E3 simultor.	<mark>cforestg3m:Debug</mark>
	Release mode	SCHEAP-E3-Models: Debug
		RH850-G5: Debug
		SCHEAP-E3-G5: Debug
		SCHEAP-E3-G5_EXE: Deubg
Debug_usk	ACCELLERA edition SC-HEAP E3 simulator.	cforestg3m:Debug
	Debug mode.	SCHEAP-E3-G5: Debug_usk
		SCHEAP-E3-Models: Debug_usk
Debug_usk	USK edition SC-HEAP E3 simultor.	cforestg3m:Debug
	Debug mode	SCHEAP-E3-G5: Debug_usk
		SCHEAP-E3-Models:Debug_usk

8.7.3. Structure of SCHEAP-E3-G5\_EXE.vcxproj

SCHEAP-E3-G5\_EXE.vcxproj is the project file to compile pltfrm.cpp and link it. Please refer to the MSDN document regarding detailed file format and corresponded defined value The structure of the project is as follows.

Table 46 solution of SCHEAP-E3-G5\_EXE. vcxproj

Composition	target	SystemC	Build mode	Property sheet
Release	Executable	ACCELLERA	Release	heapE3-base.vsprops
	file			heapE3-release.vsprops
				osci.vsprops
<mark>Release_usk</mark>	<b>Executable</b>	<mark>USK</mark>	<mark>Release</mark>	heapE3-base.vsprops
	<mark>file</mark>			heapE3-release.vsprops
				usk.vsprops
<b>Debug</b>	<b>Executable</b>	<b>ACCELLERA</b>	<mark>Debug</mark>	heapE3-base.vsprops
	<mark>file</mark>			heapE3-debug.vsprops
				<mark>osci.vsprops</mark>
Debug_usk	<b>Executable</b>	<mark>USK</mark>	<mark>Debug</mark>	heapE3-base.vsprops
	<mark>file</mark>			heapE3-debug.vsprops
				usk.vsprops

In this file, the files, model IP folders and the filter for the files which are located in them are shown in Table 50. In "Solution explorer" of VS Window, the setting values can be confirmed.

Table 47 filter in SCHEAP-E3-G5\_EXE.vcxproj

filter name	Corresponded file / folder fo model IP	
<source file=""/> ¥pltfrm.cpp	<projtop>/build/TOPV01/pltfrm.cpp</projtop>	

In this file, the contents in Table 51 are set.

The setting item which isn't below, isn't changed as default.

In "Property page" of VS Window, the setting values can be confirmed.

### Table 48 setting value in SCHEAP-E3-G5\_EXE.vcxproj

_			
•	ΓΛ	/Λ٦	Item]
	11.++	/ [ . ]	ITAMI

[[C++/C] Item] Setting name	The set value	
[General]Additional indlude file	**remarks: the following long thing is one setting value.	
	Inherit from osci.props 💥 3	
	\$(SYSTEMC_HOME)¥src;	
	\$(SYSTEMC_HOME)\forall src\forall sysc\forall packages;	
	\$(TLM_INC_DIR);	
	Inherit from usk.props <u>%</u> 4	
	\$(USK_HOME)\forall \text{systemc\forall include};	
	\$(USK_HOME)\text{\text{YTLM2\text{Yinclude\text{Ytlm}}}}	
	Inherit from heapE3-base.props	
	\$(SCHEAP_HOME)\forage{ScheapCompile}\forage{models}\forage{Common};	
	\$(SCHEAP_HOME)\#scheapCompile\#models\#common\#smpils;	
	\$(SCHEAP_HOME)\forage\text{ScheapCompile}\forage\text{models}\text{NSMVG3MSSV01};	
	\$(SCHEAP_HOME)\forage\scheapCompile\forage\text{models}\forage\text{NSMVINTC1V01};	
	\$(SCHEAP_HOME)\forall scheapCompile\forall include_astc;	
	\$(SCHEAP_HOME)\perp{\$\text{yscheapCompile}\perp{\$\text{models_astc};}	
	Set scheapE3_g5.vcxproj	
	¥¥¥models¥NSMVRH850V01;	
	¥¥¥models¥NSMVG3MSSV01;	
	¥¥¥models¥common;	
	¥¥¥models¥NSMVG3MPEV01;	
	\$(CFOREST_DIR)\forall sim\forall CedarE3V5;	
	\$(CFOREST_DIR)\forall \text{sim}\forall CedarE3V5\forall \text{fpu}_soft;	
	\$(CFOREST_DIR)\forestG3M;	
	¥¥¥models¥NSMVG3MCPUV01;	
	¥¥¥models¥ATLTSLAVE32;	
	¥¥¥models¥ATLTSLAVE64;	
	\$(PYTHON_DIR)¥include	
[General] format of debug information	Not specify(=blank)%2	
[General] Warning level	level 3	
[Optimize] Optimize	invaliid※1 (inherit from heapE3-debug.props)	
	Maximize performance (/O2) **2 (inherit from heapE3-release.props)	

75/99	)
-------	---

	W KENESAS GIOUP CONFIDENTIAL // /5/9
[Preprocessor] define preprocessor	**remarks: the following long thing is one setting value.
	Inherit from heapE3-release.props
	NDEBUG
	Inherit from usk.props
	SC_USE_KERNEL_DLL;
	Inherit from vsprops¥heapE3-base.props
	SUPPORT_SC_HEAP;
	MSVC;WIN32;
	WIN32_LEAN_AND_MEAN;
	_CRT_SECURE_NO_WARNINGS;
	_CRT_NONSTDC_NO_WARNINGS;
	SC_INCLUDE_DYNAMIC_PROCESSES;
	WINDOWS_DEF;
	_CONSOLE;
	_SYSTEMC_21_;
	SC_USE_SC_STRING_OLD;
	NSMVINTC711_DEF;
	CM_REPORT_OUT;
	_LARGEFILE64_SOURCE;
	_FILE_OFFSET_BITS=64;
	RUBYFPU;
	CVT_UNSIGNED;
	SRV800;
	FM850;
	OUTPUT_LOG;
	NOHALT_OPTION;
	SINGLE_STEP;
	PSW_US_0FIX;
	UCPOP;
	TLB64;
	NMULTIMEDIA;
	FPUAPPROXIMATION;
	SAVEEPC; MBCS
	-
	Set scheapE3_g5.vcxproj WIN32
	NDEBUG
	CONSOLE
[Generate code] do minimum rebuild	No No
[Generate code] valid for C++ exception	Yes
[Generate code] basic runtime check	Fixed valud
[Generate code] rutime library	Multi-thread DLL(/MD)
[Language] valid runtime information	Not specify(=blank) × 2
[Precompiled header] make/use precompiled	Not use precompiled header
header	Troc use precomplied header
[Command line] additional option	/vmg
1 only Debug build	1 / 1115

※2 only Release build

 $\mbox{\@model}$ The "..\..\" included in an inclusion directory assumes a relative path to the location of  $\mbox{\ensuremath{PROJTOP}\mbox{\ensuremath{Nodels}}}$ .

### [[Linker] Item]

Setting name	The set value	
[General] Output file	\$(OutDir)/sim.exe	
[General] valid incremental link	Not specify(=blank)%2%4	

76/99
-------

[General] Additional library directory	Debug; <u>%</u> 1
	Debug_astc; <mark>※1</mark>
	\$(SYSTEMC_HOME)\text{Ymsvc100\text{YSystemC\text{YDebug};}\times1
	Debug_usk; <mark>※3</mark>
	Debug_astc_usk; <mark>※3</mark>
	\$(USK_HOME)\systemc\lib-msvc100\screens3
	¥¥¥cforest_g3m¥cforestg3m¥cforestg3m¥Debug;※1※3
	Release; X2
	Release_astc;※2
	\$(SYSTEMC_HOME)\text{Ymsvc100\text{YSystemC\text{YRelease};\text{\text{\text{X}}}2}
	Release_usk; <mark>※4</mark>
	Release_astc_usk; <mark>※4</mark>
	\$(USK_HOME)\forall systemc\forall lib-msvc100\forall 4
	\$
	(SCHEAP_HOME)\ \frac{1}{2}\ \text{scheapCompile}\ \text{models}\ \text{iss}\ \text{fastiss}\ \text{astc}\ \text{rh850}
	¥iss¥lib¥osci-win32-msvc100¥rh850;※2
	\$(SCHEAP_HOME)\forage{\text{SCheapCompile}}\text{lib}
	\$(PYTHON_DIR)¥libs
[Input] Additional dependency file	SystemC.lib 3
	WS2_32.lib
	SCHEAP-E3-G5.lib;
	fastiss.lib
	rh850-rntime.lib
	rh850-core.lib
	python27.lib
[Debug] generate debug information	Not specify(=blank)%2%4
[Debug] generate program data base file	\$(TargetDir)\$(TargetName).pdb%2%4
[System] Subsystem	Console
[Optimize] Reference	Not specify(=blank) ×2×4
[Optimize] Compress COMDAT	Not specify(=blank) ×2×4
[Details] Target computer	MachineX86

**<sup>%1</sup>** only Debug build

### 8.7.4. Structure of scheapE3\_g5.vcxproj

scheapE3\_g5.vcxproj is the project file to compile CPUSS/PE hierarchy and link them. Please refer to the MSDN document regarding detailed file format and corresponded defined value The structure of the project is as follows.

Table 49 solution for scheapE3-g5. vcxproj

Composition	Target	SystemC.	Build mode	Inference of a property seat
Release	executable file	ACCELLERA	Release	heapE3-base.vsprops heapE3-release.vsprops osci.vsprops
Release_usk	executable file	<mark>USK</mark>	Release	heapE3-base.vsprops heapE3-release.vsprops usk.vsprops
Debug	<mark>executable</mark> file	ACCELLERA	<mark>Debug</mark>	heapE3-base.vsprops heapE3-debug.vsprops osci.vsprops
Debug_usk	executable file	<mark>USK</mark>	Debug	heapE3-base.vsprops heapE3-debug.vsprops usk.vsprops

<sup>※2</sup> only Debug usk build

<sup>%4</sup> only Release\_usk build

### Table 50. In "Solution explorer" of VS Window, the setting values can be confirmed.

### Table 50 filter in scheapE3-g5.vcxproj

filter name	Corresponded file / folder fo model IP
<source file=""/> ¥TOPV01	<projtop>/build/TOPV01/main.cpp</projtop>
	<projtop>/build/TOPV01/ShPythonAPI.cpp</projtop>

In this file, the content in Table 51 is set.

The setting item which is not described below is not canged as default. In "Property page" on VS Windows the setting value can be confirmed.

### Table 51 setting value in scheapE3-g5.vcxproj

#### [[C++/C] Item]

Setting name	The set value
[General]Additional indlude file	**remarks: the following long thing is one setting value.
	Inherit from osci.props 💥 3
	\$(SYSTEMC_HOME)¥src;
	\$(SYSTEMC_HOME)\forall src\forall sysc\forall packages;
	\$(TLM_INC_DIR);
	Inherit from usk.props ¾4
	\$(USK_HOME)¥systemc¥include;
	\$(USK_HOME)\text{YTLM2\text{Yinclude\text{Ytlm;}}
	Inherit form heapE3-base.props
	\$(SCHEAP_HOME)\forage{Compile\forage}models\forage{common;}
	\$(SCHEAP_HOME)\forall \text{\$\text{SCHEAP_HOME}}\forall \text{\$\text{\$\text{\$\text{SCHEAP_HOME}}}\forall \text{\$\ext{\$\text{\$\$\$\$}}\$}}\$}}}}} \end{ent}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} \text{\$\exititt{\$\text{\$\exititt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$
	\$(SCHEAP_HOME)\forall scheapCompile\forall models\forall NSMVG3MSSV01;
	\$(SCHEAP_HOME)\forall scheapCompile\forall models\forall NSMVINTC1V01;
	\$(SCHEAP_HOME)\forall scheapCompile\forall include_astc;
	\$(SCHEAP_HOME)\text{\text{\text{Y}}} scheapCompile\text{\text{\text{models_astc}}};
	Set scheapE3_g5.vcxproj
	¥¥¥models¥NSMVRH850V01;
	¥¥models¥NSMVG3MSSV01;
	¥¥models¥common;
	¥¥¥models¥NSMVG3MPEV01;
	\$(CFOREST_DIR)\forall \sim\forall CedarE3V5;
	\$(CFOREST_DIR)\forall \text{sim} \text{YcedarE3V5} \text{fpu_soft;}
	\$(CFOREST_DIR)\forestG3M;
	¥¥¥models¥NSMVG3MCPUV01;
	¥¥¥models¥ATLTSLAVE32;
	¥¥¥models¥ATLTSLAVE64;
	\$(PYTHON_DIR)¥include
[General] format of debug information	Not specify(=blank) ×2
[General] Warning level	level 3
[Optimize] Optimize	invaliid※1 (inherit from heapE3-debug.props)
•	Maximize performance(/O2) ×2 (inherit from heapE3-release.props)

<mark>)]</mark> 78/99

[Preprocessor] define preprocessor	**remarks: the following long thing is one setting value.
	Inherit from heapE3-release.props
	NDEBUG
	Inherit from usk.props
	SC_USE_KERNEL_DLL;
	Inherit from vsprops¥heapE3-base.props
	SUPPORT_SC_HEAP;
	MSVC;WIN32;
	WIN32_LEAN_AND_MEAN;
	_CRT_SECURE_NO_WARNINGS;
	_CRT_NONSTDC_NO_WARNINGS;
	SC_INCLUDE_DYNAMIC_PROCESSES;
	WINDOWS_DEF;
	_CONSOLE;
	_SYSTEMC_21_;
	SC_USE_SC_STRING_OLD;
	NSMVINTC711_DEF;
	CM_REPORT_OUT;
	_LARGEFILE64_SOURCE;
	_FILE_OFFSET_BITS=64;
	RUBYFPU;
	CVT_UNSIGNED;
	SRV800;
	FM850;
	OUTPUT_LOG;
	NOHALT_OPTION;
	SINGLE_STEP;
	PSW_US_0FIX;
	UCPOP;
	TLB64;
	NMULTIMEDIA;
	FPUAPPROXIMATION;
	SAVEEPC;
	MBCS
	Set scheapE3_g5.vcxproj as follows
	ICACHE_ENABLE;
	_ENABLE_PIC_;
	DISABLE_SSC;
	DISABLE_GDB;
	REVISION="f4fe6b7";
	VERSION="v120321";
	_SECURE_SCL=0;
	SUPPORT_SC_HEAP;
	DISABLE_PYTHON;
	UNICODE;
	_UNICODE;
[Generate code] do minimum rebuild	No
[Generate code] valid for C++ exception	Yes
[Generate code] basic runtime check	Fixed valud
[Generate code] rutime library	Multi-thread DLL(/MD)
[Language] valid runtime information	Not specify(=blank) ※2
[Precompiled header] make/use precompiled	
header	I Not use precompiled header
1101414141	Not use precompiled header
[Command line] additional option	Not use precompiled header /vmg

- ※1 only Debug build
- ※2 only Release build
- ※3 only Accellera edition
- **%**4 only USK build
- \*\*The "..\..\" included in an inclusion directory assumes a relative path to the location of <PROJTOP>\models.

【[library] Item 項目】

[marten j] rearring	
Setting name	The set value
Output file	\$(OutDir)\$(TargetName)\$TargetExt)
Additional dependency file	RH850-G5.lib
Additional library	Release ※1
	Release usk × 2

- **X1** only ACCELLERA build
- ※2 only USK edition build

[[Build event] item]

Setting name	The set value
ビルド後のイベント	scheapE3_postbuild.bat Osci-debug※1
	scheapE3_postbuild.bat Osci-release※2
	scheapE3_postbuild.bat usk-debug※3
	scheapE3_postbuild.bat usk-release※4
	(ターゲット及び pltfrmCompile 側でも使用するヘッダファイル
	をコピー)

- ×1 only Debug build
- ※2 only Release build

### 8.7.5. RH850 G5.vcxprojの構造

RH850\_G5.vcxproj is the project file to compile pltfrmSmpils.cpp and to create RH850-G5.lib for RH850 hierarchy.

Please refer to the MSDN document regarding detailed file format and corresponded defined value The structure of the project is as follows.

Composition	target	SystemC	Build mode	Property sh
Release	Executable file	ACCELLERA	Release	heapE3-base.vspr heapE3-release.vs osci.vsprops
Release_usk	Executable Executable	<mark>USK</mark>	Release	heapE3-base.vspr

Table 52 solution of RH850\_G5. vcxproj

Composition	target	SystemC	Build mode	Property sheet
Release	Executable	ACCELLERA	Release	heapE3-base.vsprops
	file			heapE3-release.vsprops
				osci.vsprops
Release_usk	<mark>Executable</mark>	<mark>USK</mark>	<mark>Release</mark>	<mark>heapE3-base.vsprops</mark>
	<mark>file</mark>			heapE3-release.vsprops
				<mark>usk.vsprops</mark>
<mark>Debug</mark>	<mark>Executable</mark>	<b>ACCELLERA</b>	<mark>Debug</mark>	<mark>heapE3-base.vsprops</mark>
	<mark>file</mark>			heapE3-debug.vsprops
				<mark>osci.vsprops</mark>
Debug_usk	<mark>Executable</mark>	<mark>USK</mark>	<mark>Debug</mark>	heapE3-base.vsprops
	<mark>file</mark>			<mark>heapE3-deb</mark> ug.vsprops
				<mark>usk.vsprops</mark>

In this file, the files, model IP folders and the filter for the files which are located in them are shown in Table 50. In "Solution explorer" of VS Window, the setting values can be confirmed.

Table 53 filter in RH850\_G5. vcxproj

filter name	Corresponded file / folder fo model IP
<source file=""/> ¥SMPILSV01	<projtop>/build/SMPILSV01/pltfrmSmpils.cpp</projtop>

In this file, the contents in Table 51 are set.

The setting item which isn't below, isn't changed as default.

In "Property page" of VS Window, the setting values can be confirmed.

# Table 54 setting value in RH850\_G5.vcxproj

### [[C++/C] Item]

Setting name	The set value
[General]Additional indlude file	**remarks: the following long thing is one setting value.
	Inherit from osci.props 💥 3
	\$(SYSTEMC_HOME)\src;
	\$(SYSTEMC_HOME)\forall src\forall sysc\forall packages;
	\$(TLM_INC_DIR);
	Inherit from usk.props <u></u>
	\$(USK_HOME)\forall systemc\forall include;
	\$(USK_HOME)\text{YTLM2\text{Yinclude\text{Ytlm}}}
	Inherit from heapE3-base.props
	\$(SCHEAP_HOME)¥scheapCompile¥models¥common;
	\$(SCHEAP_HOME)\foundation \text{ScheapCompile}\foundation \text{models}\foundation \text{common}\foundation \text{smpils};
	\$(SCHEAP_HOME)\foundation{\text{SCHEAP_HOME}}\text
	\$(SCHEAP_HOME)\foundation{\text{SCHEAP_HOME}}\text
	\$(SCHEAP_HOME)\forage{\text{\$\text{\$\text{SCHEAP}_HOME}}\forage{\text{\$\ext{\$\text{\$\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\exititt{\$\text{\$\exititt{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\}\$}}}}\$}}}}}}}}}}}}}}}}}}}}}}}}}}}}}
	\$(SCHEAP_HOME)\forage{ScheapCompile\forage{models_astc;}}
	Set RH850_G5.vcxproj
	¥¥¥models¥NSMVRH850V01;
	¥¥¥models¥NSMVG3MSSV01;
	¥¥¥models¥common;
	¥¥¥models¥NSMVG3MPEV01;
	\$(CFOREST_DIR)\forall \text{sim}\forall CedarE3V5;
	\$(CFOREST_DIR)\forall \text{sim}\forall CedarE3V5\forall \text{fpu}_soft;
	\$(CFOREST_DIR)\forestG3M;
	¥¥¥models¥NSMVG3MCPUV01;
	¥¥¥models¥ATLTSLAVE32;
	¥¥¥models¥ATLTSLAVE64;
	\$(PYTHON_DIR)¥include
[General] format of debug information	Not specify(=blank)%2
[General] Warning level	level 3
[Optimize] Optimize	invaliid※1 (inherit from heapE3-debug.props)
	Maximize performance (/O2) ×2 (inherit from heapE3-release.props)

<mark>)]</mark> 81/99

		.,.
[Preprocessor] define preprocessor	**remarks: the following long thing is one setting value.	
	Inherit from heapE3-release.props	
	NDEBUG	
	Inherit from usk.props	
	SC_USE_KERNEL_DLL;	
	Inherit from vsprops¥heapE3-base.props	
	SUPPORT_SC_HEAP;	
	MSVC;WIN32;	
	WIN32_LEAN_AND_MEAN;	
	_CRT_SECURE_NO_WARNINGS;	
	_CRT_NONSTDC_NO_WARNINGS;	
	SC_INCLUDE_DYNAMIC_PROCESSES;	
	WINDOWS_DEF;	
	_CONSOLE;	
	_SYSTEMC_21_;	
	SC_USE_SC_STRING_OLD;	
	NSMVINTC711_DEF;	
	CM_REPORT_OUT;	
	_LARGEFILE64_SOURCE;	
	_FILE_OFFSET_BITS=64;	
	RUBYFPU;	
	CVT_UNSIGNED;	
	SRV800;	
	FM850;	
	OUTPUT_LOG;	
	NOHALT_OPTION;	
	SINGLE_STEP;	
	PSW_US_0FIX;	
	UCPOP;	
	TLB64;	
	NMULTIMEDIA;	
	FPUAPPROXIMATION;	
	SAVEEPC;	
	_MBCS	
	Set RH850_g5.vcxproj	
	ICACHE_ENABLE;	
	_ENABLE_PIC_;	
	DISABLE_SSC;	
	DISABLE_GDB;	
	REVISION="f4fe6b7";	
	VERSION="v120321";	
	_SECURE_SCL=0;	
	SUPPORT_SC_HEAP;	
	DISABLE_PYTHON;	
	UNICODE;	
	_UNICODE;	
[Generate code] do minimum rebuild	No	
[Generate code] valid for C++ exception	Yes	
[Generate code] basic runtime check	Fixed valud	
[Generate code] rutime library	Multi-thread DLL(/MD)	
[Language] valid runtime information	Not specify(=blank) ※2	
[Precompiled header] make/use precompiled	Not use precompiled header	
header		
[Command line] additional option	/vmg	
1 only Debug build	19	_

%1 only Debug build

※3 only Accellera edition

**%**4 only USK build

\*\*The "..\..\" included in an inclusion directory assumes a relative path to the location of <PROJTOP>\models.

$\rangle$	82/99
-----------	-------

Setting name	The set value
Output file	\$(OutDir)\$(TargetName)\$TargetExt)
Additional dependency file	SCHEAP-E3-Models.lib
	All obj files in \$(CFOREST_DIR)\u00e4cforestg3m\u00e4Release
Additional library	Release 🔆 1
	Release usk × 2

**%2** only USK build

8.7.6. Structure of scheapE3\_models.vcproj

scheapE3\_models.vcproj is the project file to compile model IPs. Please refer to MSDN document about detailed file format or corresponded defined values. This project structure is as follows.

Table 55 solution for scheapE3\_models.vcproj

Composition	SystemC.	Build mode	The SC-HEAP form	Inference of a property seat
Release	ACCELLERA	Release	unit	heapE3-base.vsprops heapE3-release.vsprops osci.vsprops
Release_usk	<mark>USK</mark>	Release	<mark>unit</mark>	heapE3-base.vsprops heapE3-release.vsprops usk.vsprops
Debug	ACCELLERA	<mark>Debug</mark>	<mark>unit</mark>	heapE3-base.vsprops heapE3-debug.vsprops osci.vsprops
Debug_usk	<mark>USK</mark>	<mark>Debug</mark>	<mark>unit</mark>	heapE3-base.vsprops heapE3-debug.vsprops usk.vsprops

In this file, the files, model IP folders and the filter for the files which are located in them are shown in Table 56. In "Solution explorer" of VS Window, the setting values can be confirmed.

Table 56 filter in scheapE3\_models.vcxproj

filter name	Corresponded file / folder fo model IP
AHB2VC1	<projtop>/models/AHB2VCI</projtop>
ATLTLB32	<projtop>/models/ATLTLB32</projtop>
ATLTLB64	<projtop>/models/ATLTLB64</projtop>
ATLTSLAVE32	<projtop>/models/ATLTSLAVE32</projtop>
ATLTSLAVE64	<projtop>/models/ATLTSLAVE64</projtop>
common	<projtop>/models/common</projtop>
NSMVRH850V01	<projtop>/models/NSMVRH850V01</projtop>
NSMVG3MSSV01	<projtop>/models/NSMVG3MSSV01</projtop>
NSMVG3MPEV01	<projtop>/models/NSMVG3MPEV01</projtop>
NSMVG3MCPUV01	<projtop>/models/NSMVG3MCPUV01</projtop>
NSMVINTC1V01	<projtop>/models/NSMVINTC1V01</projtop>
NSMVINTC2V01	<projtop>/models/NSMVINTC2V01</projtop>
VC12AHB	<projtop>/models/AX12AHB</projtop>
VP12APB	<projtop>/models/VPI2APB</projtop>

In this file, the contents in Table 57 are set.

The setting item which isn't below, isn't changed as default.

In "Property page" of VS Window, the setting values can be confirmed.

## Table 57 setting value in scheapE3-models.vcxproj

[[C++/C] | tem]

Setting name	The set value
[General]Additional indlude file	Xremarks: the following long thing is one setting value.
	Inherit from osci.props ※3
	\$(SYSTEMC_HOME)¥src
	\$(SYSTEMC_HOME)¥src¥sysc¥packages
	\$(TLM_INC_DIR)
	Inherit from heapE3-base.props
	\$(SCHEAP_HOME)\forage\scheapCompile\forage\text{models}\forage\text{common}
	\$(SCHEAP_HOME)\forage\text{\$\text{scheapCompile}\forage\text{\$\text{models}\forage\text{\$\text{common}\forage\text{\$\text{smpils}}}
	\$(SCHEAP_HOME)\foundation{\text{yscheapCompile}\text{models}\foundation{\text{NSMV85E2SPFPV01}}
	\$(SCHEAP_HOME)\forage\text{\$\text{SCHEAPLBV01}}
	\$(SCHEAP_HOME)¥scheapCompile¥include_astc
	\$(SCHEAP_HOME)¥scheapCompile¥models_astc
	Set scheapE3-models.vcproj
	¥¥¥models¥NSMVG3MSSV01;.
	.¥¥¥models¥common;
	¥¥¥models¥NSMVG3MPEV01;
	\$(CFOREST_DIR)\forall sim\forall CedarE3V5\forall fpu_soft;
	\$(CFOREST_DIR)\forall sim\forall CedarE3V5;
	\$(CFOREST_DIR)\forestG3M;
	¥¥¥models¥NSMVG3MCPUV01;
	¥¥¥models¥NSMVG3MCPUV01¥CaISS;
	¥¥¥models¥NSMVG3MCPUV01¥Rteserv2;
	¥¥¥models¥ATLTLB32;
	¥¥¥models¥ATLTLB64;
	¥¥¥models¥AHB2AXI;
	¥¥¥models¥AXI2AHB;
	¥¥¥models¥VPI2APB;
	¥¥¥models¥ATLTSLAVE32;
	¥¥¥models¥ATLTSLAVE64;
	¥¥models¥common_bus;
[General] format of debug information	Not specify(=blank)%2
[General] Warning level	level 3
[Optimize] Optimize	invaliid※1 (inherit from heapE3-debug.props)
	Maximize performance ( /O2 ) * 2 (inherit from heapE3-
	release.props)

	1 04/3
[Preprocessor] define preprocessor	≪remarks: the following long thing is one setting value.
	Inherit from heapE3-release.props
	NDEBUG
	Inherit from vsprops¥heapE3-base.props
	SUPPORT_SC_HEAP
	MSVC WIN32
	WIN32_LEAN_AND_MEAN
	_CRT_SECURE_NO_WARNINGS
	_CRT_NONSTDC_NO_WARNINGS
	SC_INCLUDE_DYNAMIC_PROCESSES
	WINDOWS_DEF
	_CONSOLE
	_SYSTEMC_21_
	SC_USE_SC_STRING_OLD
	NSMVINTC711_DEF
	CM_REPORT_OUT
	_LARGEFILE64_SOURCE
	_FILE_OFFSET_BITS=64
	RUBYFPU
	CVT_UNSIGNED SRV800
	FM850
	OUTPUT_LOG
	NOHALT_OPTION
	SINGLE_STEP
	PSW_US_0FIX
	UCPOP
	TLB64
	NMULTIMEDIA
	FPUAPPROXIMATION
	SAVEEPC
	_MBCS
	Set scheapE3-models.vcproj
	GCCSPARC
	ICACHE_ENABLE _ENABLE_PIC_
	DISABLE_SSC
	DISABLE_GDB
	REVISION="f4fe6b7"
	VERSION="v120321"
	_SECURE_SCL=0
	SUPPORT_SC_HEAP
	DISABLE_PYTHON
	UNICODE
	_UNICODE
F0	TEST_ISS
[Generate code] do minimum rebuild	No
[Generate code] valid for C++ exception	Yes
[Generate code] basic runtime check	Fixed value
[Generate code] rutime library	Multi-thread DLL(/MD)
[Language] valid runtime information [Precompiled header] make/use precompiled	Not specify (=blank) %2
header header make/use precompiled	Not use precompiled header
[Command line] additional option	/vmg
×1 only Debug build	/ ving

- ※2 only Release build
- ※3 only Accellera edition
- \*The "..\..\" included in an inclusion directory assumes a relative path to the location of <PROJTOP>\models.

### 8.7.7. Structure of PFV01.vcxproj

PFV01.vcproj is the project file to compile the peripheral IPs.

Please refer to MSDN document about detailed file format or corresponded defined values.

This project structure is as follows.

Table 58 solution in PFV01. vcxproj

Composition	SystemC.	Build mode	Inference of a property seat
Osci-release	ACCELLERA	Release	heapE3-base.vsprops heapE3-release.vsprops Osci.vsprops
usk-release	USK	Release	heapE3-base.vsprops heapE3-debug.vsprops usk.vsprops
Osci-debug	ACCELLERA	Debug	heapE3-base.vsprops heapE3-release.vsprops Osci.vsprops
usk_debug	USK	Debug	heapE3-base.vsprops heapE3-debug.vsprops usk.vsprops

In this file, the files, model IP folders and the filter for the files which are located in them are shown in Table 59. In "Solution explorer" of VS Window, the setting values can be confirmed.

Table 59 filter in PFV01. vcxproj

filter name	Corresponded file / folder fo model IP
PFRH850	<projtop>/build/PFV01/PFRH850.cpp</projtop>
pltfrmRH850	<projtop>/build/PFV01/pltfrmRH850.cpp</projtop>

In this file, the contents in Table 60 are set.

The setting item which isn't below, isn't changed as default.

In "Property page" of VS Window, the setting values can be confirmed.

Table 60 setting value in PFV01. vcxproj

[[C++/C] | Item]

Setting name	The set value
[General]Additional indlude file	<pre>%remarks: the following long thing is one setting value. \$(SYSTEMC_HOME)/src;\infty3 (inherit from Osci.vsprops) \$(TLM_INC_DIR);\infty3 (inherit from Osci.vsprops) \$(USK_HOME)\inftysystemc\inftyinclude:\infty4 (inherit from usk.vsprops) \$(USK_HOME)\inftyTLM2\include\inftytatlm;\infty4 (inherit from usk.vsprops))///models/common; (inherit from heap-base.vsprops)///models/common_smpils; (inherit from heap-base.vsprops) ?///models/NSMV85E2SPFPV01; (inherit from heap-base.vsprops) description setting value. \$(SYSTEMC_HOME)/src;\infty 4 (inherit from usk.vsprops) \$(USK_HOME)\infty 5 (inherit from heap-base.vsprops)///models/common_smpils; (inherit from heap-base.vsprops)///models_astc; (inherit from heap-base.vsprops) TBC</pre>
[General] format of debug information	program data base※1 Invalid ※2
[General] Warning level	Level 3
[General] Support migration to 64bit	No

	W WEINESAS GLOUP CONFIDENTIAL // 86/
[Optimize] Optimize	invalid ※1 (inherit from heap-debug.vsprops)
	Runtime performance **2 (inherit from heap-release.vsprops)
[Preprocessor] define preprocessor	※注:長いですが、以下で一つの設定値です
	WIN32; (heap-base.vsprops)
	WINDOWS_DEF; (heap-base.vsprops)
	NDEBUG; 3 (heap-base.vsprops)
	_CONSOLE; (heap-base.vsprops)
	_SYSTEMC_21_; (heap-base.vsprops)
	SC_USE_SC_STRING_OLD; (heap-base.vsprops)
	NSMVINTC711_DEF; (heap-base.vsprops)
	CM_REPORT_OUT; (heap-base.vsprops)
	_LARGEFILE64_SOURCE; (heap-base.vsprops)
	_FILE_OFFSET_BITS=64; (heap-base.vsprops)
	_V850E2R_LOCAL_BUS_; (heap-base.vsprops)
	_FLASH_CACHE_INTERNAL_; (heap-base.vsprops)
	V850E2; (heap-base.vsprops)
	RUBYFPU; (heap-base.vsprops)
	WIN32_LEAN_AND_MEAN; (heap-base.vsprops)
	CVT_UNSIGNED; (heap-base.vsprops)
	SRV800; (heap-base.vsprops)
	FM850; (heap-base.vsprops)
	OUTPUT_LOG; (heap-base.vsprops)
	NOHALT_OPTION; (heap-base.vsprops)
	INT_FOR_E2RTL_VERIFICATION; (heap-base.vsprops)
	SINGLE_STEP; (heap-base.vsprops)
	PSW_US_0FIX; (heap-base.vsprops)
	NA85E2R; (heap-base.vsprops)
	NA85E2RV3; (heap-base.vsprops)
	UCPOP; (heap-base.vsprops)
	TLB64; (heap-base.vsprops)
	NMULTIMEDIA; (heap-base.vsprops)
	FPUAPPROXIMATION; (heap-base.vsprops)
	SAVEEPC; (heap-base.vsprops);
	_CRT_SECURE_NO_WARNINGS; (heap-base.vsprops)
	_CRT_NONSTDC_NO_WARNINGS; (heap-base.vsprops)
	SC_INCLUDE_DYNAMIC_PROCESSES; (heap-base.vsprops)
	V3CLASS4=1; (heap-base.vsprops)
	HEAP_RESET_ACTIVE_LEVEL=false; (heap-base.vsprops)
	_MBCS; (Multi-byte Character Support)
	SC_USE_KERNEL_DLL; ** 4 (usk.vsprops)
[Generate code] do minimum rebuild	No
[Generate code] basic runtime check	Fixed value
[Generate code] rutime library	Multi-thread DLL(/MD)
[Language] valid runtime information	Yes
[Precompiled header] make/use precompiled	Not use precompiled header
header	1400 d30 precomplied fleader
[Command line] additional option	No
[Command line] additional option	<u>'</u>
Loommand Title] additional Option	/vmg

- %1 only Debug build
- ※3 only Accellera edition
- \*\*The "..\..\" included in an inclusion directory assumes a relative path to the location of <PROJTOP>\models.

file

### 担当: 吉永 S, 新井 S, 大塚氏

As explained at 5.1, it's the script file to carry out a simulator by a SystemC model element. The script file name and content are various depending on the execution environment.

#### 【Linux ACCELLERA/USK版SystemC】

The script file name is run\_core.csh.

The shell script variable shown in Table 61 is used in run\_core.csh. The shell script variables for which the circle is marked in the row "Machine environmental dependency" should be confirmed when the other machine environment which is different from the machine environment shown at 5.1.1 is usd.

Shell script variable name	Machine Environ mental dependen cy	The meaning
SIML_EXE		The location of the executable file of a simulator
RSLT_LOG		The preservation location of the log
HEAP_CFG		The location of the configuration file for models
CYCL_NUM		The number of simulation cycles

Table 61 shell script variable in run\_core.csh

A source of run\_core.csh is shown on Figure 54.

```
#!/bin/csh -f
# set variables
set SIML_EXE="./sim.x"
set RSLT_LOG="result.txt"
set HEAP_CFG="heap.cfg"
set CYCL_NUM="100000"
# invoke command
(echo -n "#### Created date was "; date +' %D %T %Z') >& $ {RSLT_LOG}
(echo -n "#### current directory was "; pwd)
                                                      >>& ${RSLT LOG}
                                                      >>& ${RSLT_LOG}
         "#### check programs are as follows")
(grep "G3MCPU_PROGRAM" ${HEAP_CFG})
                                                      >>& ${RSLT_LOG}
${SIML_EXE} -n ${CYCL_NUM} -config ${HEAP_CFG}
                                                      >>& ${RSLT_LOG}
```

Figure 54 source of run\_core.csh

#### [Windows ACCELLERA/USK edition SystemC]

The script file name is run\_core\_win.bat.

The contents of the variable / source used in run\_core\_win.bat is prepared based on the contents of the variable / source used in run\_core.csh which is used for . Linux ACCELLERA/USK edition SystemC.

### 担当:大塚氏

As explained at 5.2, it's the script file to connect with Multi and carry out a simulator. The script file name and its contents are various dependent on each execution environment.

### [Linux ACCELLERA/USK edition SystemC]

The script file name is run\_multi.csh.

The shell script variable shown in Table 62 is used in run\_multi.csh. The shell script variables for which the circle is marked in the row "Machine environmental dependency" should be confirmed when the other machine environment which is different from the machine environment shown at 5.1.1 is usd.

Table 62 shell script variable in run\_multi.csh

Shell script variable name	Machine Environ mental dependen cy	The meaning
HEAP_CFG		The location of the configuration file for models
RSLT_LOG		The location of the start logfile
MULT_DIR	0	The location of Multi
SIMX_DIR		The location of the executable file of a simulator
DSRV_DIR		The location of the executable file of a debugging server (rteserv2)
TIME_OUT		Time-out time of the Multi debugging server
MULTIEXE		Multi executable file (with pass)
SPWN_DIR		The location of the pyhton script
RTESERV2		Executable file of a debugging server (rteserv2)
MULTI_PY		Multicfg.py script
MULTI_RC		The location of the startup file of Multi
SOFT_PEn		PEn(n:PEID)が使用するターゲットプログラム
MAIN_PEn		PEn(n:PEID)が使用するターゲットプログラムのメイン関数
CNCT_CMD		Connection parameter <b>※E3:-sc_heap_e3</b>
LOAD_CMD		The load command of the target program
MOVE_CMD		Move command to the main function of the target program
RCON_CMD		reconnect command

A source of run\_multi.csh for 2CPU is shown on Figure 55 as an example.

```
) 89/99
```

```
#!/bin/csh -f
# set variables
set SIMX DIR="./"
set MULT_DIR="/proj/soft109/HeapE3/tools/GHS/v800-2000_v5/linux86"
set DSRV_DIR="../../multi"
set HEAP\_CFG="./heap\_multi.cfg"
set RSLT_LOG="./result_multi.txt"
set SOFT_PE1="./test_bp2/core1/core1"
set SOFT_PE2="./test_bp2/core2/core2"
set MAIN PE1="main"
set MAIN_PE2="main"
set TIME_OUT="10"
set MULTIEXE="$MULT_DIR/multi"
set SPWN_DIR="$MULT_DIR/python/ghs_examples/spawn"
set RTESERV2="$DSRV_DIR/rteserv2"
set MULTI_PY="./multicfg.py"
set MULTI_RC="./multicfg.rc"
set CNCT_CMD="$ {RTESERV2} -D -cpu pe1 -cpu pe2 -sc_heap_config $ {HEAP_CFG} -sc_heap_e3 $ {SIMX_DIR}"
set LOAD_CMD="route my_program_1 prepare_target -load; route my_program_2 prepare_target -load;"
set MOVE_CMD="route my_program_1 e ${MAIN_PE1}; route my_program_2 e ${MAIN_PE2};
set RCON_CMD="target reconnect; ${LOAD_CMD} ${MOVE_CMD}"
# multicfg.py
echo "dbw = self_dbw;"
                                                                                                > $ {MULTI_PY}
echo "dbw. RunCmd(" '"' \$ \LOAD_CMD\}'"' ");" >> \$ \\ \MULTI_PY\\ echo "dbw. RunCmd(" '"' \$ \\ \MOVE_CMD\}'"' ");" >> \$ \\ \MULTI_PY\\ echo "dbw. RunCmd(" '"' \$ \\ \MOVE_CMD\}'"' ");" >> \$ \\ \MULTI_PY\\ \\ \MULTI_PY\\ \Rightarrow \\ \Right
echo "sys. path. append (" ' " ' $ {SPWN_DIR} ' " ' " ) : " >> $ {MULTI_PY}
echo "import spawn;"
                                                                                                >> ${MULTI_PY}
echo "spawn. spawn();"
                                                                                                >> ${MULTI_PY}
# multi rc
echo debugbutton reconnect i=letter r c='"'${RCON CMD}'"'
                                                                                                                                     > ${MULTI RC}
echo "new -alias my_program_1 -bind debugger.pid.1 SOFT_PE1" >> MULTI_RC
echo "new -alias my_program_2 -bind debugger.pid.2 SOFT_PE2" >> MULTI_RC
echo wait
                                                                                                                                   >> ${MULTI RC}
echo route debugger.pid.1 halt
                                                                                                                                   >> ${MULTI_RC}
                                                                                                                                   >> ${MULTI RC}
echo route debugger. pid. 2 halt
                                                                                                                                   >> ${MULTI RC}
echo wait
echo "py -f ${MULTI_PY}"
                                                                                                                                   >> $ {MULTI_RC}
# invoke command
 (echo -n "#### Created date was "; date +' %D %T %Z') >& ${RSLT_LOG}
 (echo -n "#### current directory was "; pwd)
                                                                                                          >>& ${RSLT LOG}
              "#### check programs are as follows")
                                                                                                          >>& $ {RSLT_LOG}
 (grep "G3MCPU_PROGRAM" ${HEAP_CFG})
                                                                                                          >>& ${RSLT_LOG}
                "#### $ {HEAP_CFG} ")
 (echo
                                                                                                          >>& ${RSLT_LOG}
 cat ${HEAP CFG}
                                                                                                          >> ${RSLT_LOG}
${MULTIEXE} -p ${MULTI RC} -servertimeout $TIME OUT -connect="${CNCT CMD}" -cmd taskwindow >>& $
 {RSLT LOG}
```

Figure 55 source of run\_multi.csh for 2CPU

# ( RENESAS Group CONFIDENTIAL ) 90/99

[Windows ACCELLERA/USK edition SystemC]

The script file name is run\_multi\_win.bat.

The contents of the variable / source used in run\_multi\_win.bat is prepared based on the contents of the variable / source used in run\_multi.csh which is used for . Linux ACCELLERA/USK edition SystemC.

# 9. Procedure to add model IP

When adding a model IP to the platform, NSMVG3MSSV01 or NSMVG3MPEV01 which is changed to add model IP should be modified.

- 1. Add port / channel
- 2. Add configuration variable
- 3. Modify constructor
- 4. Modify destructor
- 5. Modify analysis procedure of configuration file
- 6. Modify procedure at simulation end

The respective contents are explained below.

9.1. Modify
NSMVG3
MSSV01 /
NSMVG3
MPEV01

Below is a procedure to modify G3MSS hierarchy and the G3MPE hierarchy.

#### 9.1.1. Add port / channel

Please add ports / channels for new added model IP.

### 9.1.2. Add configuration variable

Please add configuration variables corresponded to the arguments (arguments in constructor of new added model IP) which may be able to be changed during running simulation.

#### 9.1.3. Modify constructor

Please set the initial value for configuration variables added at 9.1.2, instantiate the new added model IP and set the connection of new added model IP instance.

#### 9.1.4. Modify destructor

Please add the deletion procedure of the new added model IP in the class NSMVG3MSSV01 or NSMVG3MPEV01.

# 9.1.5. Modify analysis procedure of configuration file

Please add the analysis procedure of the configuration file to set added new configuration variable at 9.1.2 to the one of the prepared configuration file. For details, please define a configuration identifier and analyze it and set the value to the configuration variable

#### 9.1.6. Modify procedure at simulation end

When you'd like to do some processing at the time of a simulation end by a new additional model IP, please add the procedure in the end\_of\_simulation function.

9.2. Modify NSMVRH8 50V01

There is no modification of RH850 hierarchy by adding new model IP basically.

9.3. Modify main.cpp

There is no modification of main.cpp by adding new model IP basically.

9.4. Modify Makefile

There is no modification of Makefile by adding new model IP basically.

9.5. Modify
Makefile\_
scheap

Please add a model name of a new additional model IP to the make variable. Please add the procedure to call new mode IP's Makefile to build new model IP to all and clean target. In this case, please change the MODEL variable and LIBPATH variable with the appropriate variables which is passed to new additional model IP's Makefile. Please create the Makefile of new additional mode IP baed on the Makefile of existent model. In this acse, please be careful about overwriting the make variable in "Overwrite" row in Table 36 by the latest Makefile.

9.6. Modify Makefile\_ scheap.tb

Please add a path to a new additional model IP and the generated archive file name to the make variable.

Please add a specified path to INCLUDE\_MINE and the archive file name to LIBS.

9.7. Modify configurat ion file

Please add the configuration ID added at 9.1.5 to the configuration file and set the appropriate value

9.8. Modify bus map file

When a new additional model IP has a target port of a local bus, please add an entry to the appropriate bus map file. Please add the model IP instance name specified as slave port name. Please add this port name referring to the new additional model IP specification.

9.9. Modify when adding Ptyhon command

When you'd like to do the parameter operation about an added model IP from Python, please refer to the following related sentences<sup>9</sup> and add the Python command.

 $<sup>^{9}</sup>$  MSS-SG-12-00xx-01 $^{\Gamma}$ Python I/F functional specification  $_{
m J}$ 

#### **Others** 10.

10.1. Inev itable environm ental variable to run simulator

## 担当:新井S

A necessary environment variable to run a simulator is below. A setting file like setup.csh is usually prepared, so it's used to set it.

LD_LIBRARY_PATH (Linu	When using the ASTC's USK SystemC library and peripheral connection class, the location
x)	of the library is added.
\ \frac{\lambda}{\cdot}	The place of USK_SystemC library is usually
	/proj/soft108/Heap/tools/USK/usk-1.6.0.
	The location of the library is usually scheapCompile/lib.
PATH (Windows)	The location of the library should be specified.
	Usually, the location of the library is
	%SCHEP_HOME%¥scheapCompile¥lib
	and
	%SCHEAP_HOME%¥scheapCompile¥models¥iss¥fastiss_astc¥rh850¥iss¥lib¥osci-win32-msvc100¥rh850.
	When using the ASTC's USK SystemC library and peripheral connection class, the location
	of the library is added.
	The place of USK_SystemC library is usually
	E:\SCHEAP\toolsWin\USK\usk-1.6.0\u00e4systemc\u00e4lib-msvc80

10.2. Inev itable option to build **SystemC** library

A a necessary option is shown when building a SystemC library below.

/MD	It's necessary to share all objects with USK SystemC library using DLL.
	Hereinafter the explanation of /MD option:
	A run-time library of the version corresponding to the multi-threading
	and the version corresponding to DLL is used by applicationMT and
	_DLL are defined and MSVCRT.lib is inserted into object files by a
	compiler.

10.3. Erro r message

### 10.3.1. Error message

An error message of a simulator is shown below. After an error message is output, a simulation will be finished immediately.

Message	The explanation	Hierarchy to ouput
		message
Error: cannot open config file	Output when A configuration file (heap.cfg) cannot be opened.	main
[FREQ] clock number (1st parameter) must be over 0, but specified [%f].	Output when the frequency specified by a parameter [FREQ] is smaller than 0.	main
Unexpected token was specified [%s] on [G3MCPU_DEBUG_MODE]	Output except when the debug mode specified by [G3MCPU_DEBUG_MODE] was not NONE, MULTI or CUBESUITE+.	NSMVG3MCPU

### 10.3.2. Warning message

A warning message of a simulator is shown below. After a warning message is output, a simulation is continued.

Message	The explanation	replaced value(default value)	Hierarchy to ouput message
Unexpected token was specified [%s] on -n cycle. Treat 0 instead.	Ouput when the number of execution cycles isn't specified in the argument "-n" at a simulation start	0	main
Specified value exceed INT_MIN on -n cycle. Treat INT_MIN instead.	Ouput when the number of execution cycles is specified as a value smaller then minimum int value in the argument "-n" at a simulation start	INT_MIN	main
Specified value exceed INT_MAN on -n cycle. Treat INT_MAN instead.	Ouput when the number of execution cycles is specified as a value bigger then maximum int value in the argument "-n" at a simulation start	INT_MAN	main

# 11. Terminology

# 担当:<mark>吉永 S, 新井 S, 大塚氏</mark>

Word	meaning
アーキテクチャ	コンピュータのハードウェアおよびソフトウェアの設計仕様のこと。
ISS	Instruction Set Simulator の略で、マイコンの命令レベルシミュレータのこと。
IP	Intellectual Property の略で、システム LSI 上の機能ブロックのこと。
アドレスマップ	マイコン周辺機能がマイコンのどのアドレスに接続されているかを表す住所録のようなもの。
ACCELLERA PROPERTY AND ACCELLERA	ハードウェア設計関連の技術および言語規格の標準化団体。OSCIと統合後、OSCIで開発された
	System C を現在管理している。 OSCI とは、The Open System C Initiative の略。またこの組織が提供
	する SystemC リファレンスシミュレータなどのツール全般を指す場合もある。
SystemC	LSI 設計言語の一種で、回路動作を C++言語クラスライブラリによって行なう環境のこと。
デバッグサーバ	GUI デバッグ機能を提供するプログラムのこと。
PC	Program Counter の略で、マイコンで現在実行している命令の位置を示すレジスタのこと。
HEAP	Highe End Automotive Platform の略で、CPU 開発第三部 <mark>が開発中の次世代自動車電装用マイコン</mark>
	<mark>のこと。</mark>
V850 E3(RH850)	CPU 開発第三部が開発中の V850 アーキテクチャの派生品のこと。
Multi	Green Hills Software Inc.の製品である組込マイコン向けプログラム開発環境のこと。
マルチコア	一つのシリコンの上に複数のプロセッサコアを搭載した状態のこと。
リンクディレクティブ	プログラムコードをどのメモリ位置に配置するかの指示情報のこと。
ASTC	Australian Semiconductor Technology Company の略。PFC1 周辺マクロの外注先
USK	ASTC 製 SystemC ライブラリ

# 12. Reference

# 担当:<mark>吉永 S, 新井 S, 大塚氏</mark>

Please refer to the following document if necessary.

document number	title
ZSG-F31-11-0097-02	SystemC RH850 ISS モジュール機能仕様書
ZSG-F31-11-0161-01	SC-HEAP_E3 バス I/F 概要書
ZSG-F31-11-0162-01	SC-HEAP_E3 バス I/F TLM タイミング仕様書
ZSG-F31-11-0163-01	SC-HEAP_E3 バス I/F 機能仕様書
ZSG-F31-11-0168-01	SC-HEAP_E3 バス機能仕様書
ZSG-F31-11-0122-01	SC-HEAP E3 MULTI 接続モジュール機能仕様書
MSS-SG-12-00xx-01	SC-HEAP_E3 Python I/F 機能仕様書

# 13. History

# 担当:<mark>吉永 S, 新井 S, 大塚氏</mark>

2012年3月30日   ソフトウェア統括部	版 数	発行年月日	発 行 部 門	承 認	査 閲	担 当
初版  2012年7月31日 ソフトウェア統括部 ソカトウェア統括部 ソフトツール部 全体 - OSCIをACCELLERAIに修正した。 表1、3、4、16 - Pythonの情報を追加した。 図9 - RH850階層及びINTC1.2を追加した。 表2 - RH850階層及びINTC1.2を追加した。 図14、15 - INTC2追加 図16,17 - INTC2追加 図18,19 - CPU階層図削除 2.3項 - ASTC、RVCのMakefileの所在修正 5項 - Pythonに対応した実行方法説明に変更 7.2項 - "Multiデバッガでのボタンの連打"を削除 8.1項 - NSMVRH850の説明追加 表26 - 割込み程号についてのチャネル追加 表37 - アリットの活発していてのチャネル追加 表37 - 「中ノ」SOT追加 8.3.3項 - SH850のインスタンスに変更 表41、42、44、54 - MのDEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 - NSMVRH850V01の修正追加 9.9項 - Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月××日 - 初井	和哈	2012年3月30日		佐藤	_	新井
2012年7月31日 ソフトウェア統括部 ソフトウェア統括部 ソフトツール部 佐藤 一 新井 全体 ・OSCIをACCELLERAIに修正した。 表1、3、4、16 ・Pythonの情報を追加した。 図9 ・RH850階層及びINTC1.2を追加した。 32 ・RH850階層及びINTC1.2を追加した。 図14、15 ・INTC2追加 図16.17 ・INTC1追加 図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・Multiデバッガでのボタンの連打"を削除 8.1項 ・INSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・py_scr追加 8.3.3項 ・RH850のインスタンズに変更 表41、42、44、54 ・MのDEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			ソフトツール部	12/13		491.21
全体	אוונפו	別版				
全体						
全体		2012年7月31日		佐藤	_	新井
**OSCIをACCELLERAに修正した。表1、3、4、16** - Pythonの情報を追加した。 図9** - RH850階層及びINTC1,2を追加した。 表2** - RH850階層及びINTC1,2を追加した。 図14、15* - INTC2追加 図16,17* - INTC1追加 図18,19* - CPU階層図削除 2.3項* - ASTC、RVCのMakefileの所在修正  等2版 第2版 第2版 第2版 **  **Indultiデバッガでのボタンの連打"を削除 8.1項* - NSMVRH850の説明追加 表26** - 割込み要求ポートを修正 表27* - 割込み信号についてのチャネル追加 表37* - ** - Pythonlz対応した変更 表41、42、44、54* - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項* - NSMVRH850V01の修正追加 9.9項* - Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井		A #	フトツール部			
表1、3、4、16 ・Pythonの情報を追加した。 図9 ・RH850階層及びINTC1,2を追加した。 表2 ・RH850階層及びINTC1,2を追加した。 図14、15 ・INTC2追加 図18.17 ・INTC1追加 図18.19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデパッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・Py_Scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加			FITERAに修正した			
図9 ・RH850階層及びINTC1,2を追加した。 表2 ・RH850階層及びINTC1,2を追加した。 図14、15 ・INTC2追加 図16,17 ・INTC1追加 図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み要求ポートを修正 表27 ・割込みでは加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加						
- RH850階層及びINTC1,2を追加した。 表2 - RH850階層及びINTC1,2を追加した。 図14,15 - INTC2追加 図16,17 - INTC1追加 図18,19 - CPU階層図削除 2.3項 - ASTC、RVCのMakefileの所在修正  5項 - Pythonに対応した実行方法説明に変更 7.2項 - "Multiデバッガでのボタンの連打"を削除 8.1項 - NSMVRH850の説明追加 表26 - 創込み要求ポートを修正 表27 - 割込みでは、一 と呼びになってのチャネル追加 表37py_scr追加 8.3.3項 - RH850のインスタンスに変更 表41、42、44、54 - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 - NSMVRH850V01の修正追加 9.9項 - Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井		•Pythonの情報	服を追加した。			
表2 ・RH850階層及びINTC1,2を追加した。 図14、15 ・INTC2追加 図16,17 ・INTC1追加 図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正  5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・.py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加						
RH850階層及びINTC1,2を追加した。 図14、15 ・INTC2追加 図16,17 ・INTC1追加 図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・Py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加			をびINTC1,2を追加した。			
図14、15 ・INTC2追加 図16.17 ・INTC1追加 図18.19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・Py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			るびINTC1.2を追加した。			
図16,17 ・INTC1追加 図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正 5項 ・Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			, C.Z			
- INTC1追加 図18,19 - CPU階層図削除 2.3項 - ASTC、RVCのMakefileの所在修正 5項 - Pythonに対応した実行方法説明に変更 7.2項 - "Multiデバッガでのボタンの連打"を削除 8.1項 - NSMVRH850の説明追加 表26 - 割込み要求ポートを修正 表27 - 割込み信号についてのチャネル追加 表37py_scr追加 8.3.3項 - RH850のインスタンスに変更 表41、42、44、54 - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 - NSMVRH850V01の修正追加 9.9項 - Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
図18,19 ・CPU階層図削除 2.3項 ・ASTC、RVCのMakefileの所在修正  第 2 版  「Pythonに対応した実行方法説明に変更 7.2項 ・"Multiデバッガでのボタンの連打"を削除 8.1項 ・NSMVRH850の説明追加 表26 ・割込み要求ポートを修正 表27 ・割込み信号についてのチャネル追加 表37 ・・py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加  第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
- CPU階層図削除 2.3項 - ASTC、RVCのMakefileの所在修正 5項 - Pythonに対応した実行方法説明に変更 7.2項 - "Multiデバッガでのボタンの連打"を削除 8.1項 - NSMVRH850の説明追加 表26 - 割込み要求ポートを修正 表27 - ・割込み信号についてのチャネル追加 表37 - ・py_scr追加 8.3.3項 - RH850のインスタンスに変更 表41、42、44、54 - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 - NSMVRH850V01の修正追加 9.9項 - Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
*ASTC、RVCのMakefileの所在修正 5項 *Pythonに対応した実行方法説明に変更 7.2項 *Multiデバッガでのボタンの連打"を削除 8.1項 *NSMVRH850の説明追加 表26 *割込み要求ポートを修正 表27 *割込み信号についてのチャネル追加 表37 *-py_scr追加 8.3.3項 *RH850のインスタンスに変更 表41、42、44、54 *MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 *NSMVRH850V01の修正追加 9.9項 *Pythonコマンドを追加したい場合の修正追加 9.9項 *Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月××日 ソフトウェア統括部 佐藤 一 新井		· ·	削除			
第2版       - Pythonに対応した実行方法説明に変更         7.2項       "Multiデバッガでのボタンの連打"を削除         8.1項       ・NSMVRH850の説明追加         表26       ・割込み要求ポートを修正         表27       ・割込み信号についてのチャネル追加         表37       ・-py_scr追加         8.3.3項       ・RH850のインスタンスに変更         表41、42、44、54       ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加         9.2項       ・NSMVRH850V01の修正追加         9.9項       ・Pythonコマンドを追加したい場合の修正追加         第3版       2012年8月xx日       ソフトウェア統括部       佐藤 ー 新井						
<ul> <li>・Pythonに対応した実行方法説明に変更</li> <li>7.2項</li> <li>・Multiデバッガでのボタンの連打"を削除</li> <li>8.1項</li> <li>・NSMVRH850の説明追加</li> <li>表26</li> <li>・割込み要求ポートを修正</li> <li>表27</li> <li>・割込み信号についてのチャネル追加</li> <li>表37</li> <li>・-py_scr追加</li> <li>8.3.3項</li> <li>・RH850のインスタンスに変更</li> <li>表41、42、44、54</li> <li>・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加</li> <li>9.2項</li> <li>・NSMVRH850V01の修正追加</li> <li>9.9項</li> <li>・Pythonコマンドを追加したい場合の修正追加</li> <li>第3版</li> <li>2012年8月xx日</li> <li>ソフトウェア統括部</li> <li>佐藤 ー 新井</li> </ul>			のMakefileの所在修正			
7.2項	第2版		大 た実行方法説明に変更			
8.1項 ・NSMVRH850の説明追加表26 ・割込み要求ポートを修正表27 ・割込み信号についてのチャネル追加表37 ・-py_scr追加 8.3.3項 ・RH850のインスタンスに変更表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加9.2項 ・NSMVRH850V01の修正追加9.9項 ・Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
- NSMVRH850の説明追加表26 - 割込み要求ポートを修正表27 - 割込み信号についてのチャネル追加表37py_scr追加 8.3.3項 - RH850のインスタンスに変更表41、42、44、54 - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加9.2項 - NSMVRH850V01の修正追加9.9項 - Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			ガでのボタンの連打"を削除			
表26 ・割込み要求ポートを修正表27 ・割込み信号についてのチャネル追加表37 ・-py_scr追加 8.3.3項 ・RH850のインスタンスに変更表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
・割込み要求ポートを修正表27 ・割込み信号についてのチャネル追加表37 ・-py_scr追加 8.3.3項 ・RH850のインスタンスに変更表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			00就明追加			
・割込み信号についてのチャネル追加表37 ・-py_scr追加 8.3.3項 ・RH850のインスタンスに変更 表41、42、44、54 ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			∜─トを修正			
表37     ・-py_scr追加 8.3.3項     ・RH850のインスタンスに変更 表41、42、44、54     ・MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項     ・NSMVRH850V01の修正追加 9.9項     ・Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井						
<ul> <li>-py_scr追加</li> <li>8.3.3項</li> <li>-RH850のインスタンスに変更</li> <li>表41、42、44、54</li> <li>-MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加</li> <li>9.2項</li> <li>-NSMVRH850V01の修正追加</li> <li>9.9項</li> <li>-Pythonコマンドを追加したい場合の修正追加</li> </ul> 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 一 新井			こついてのチャネル追加			
- RH850のインスタンスに変更 表41、42、44、54 - MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 - NSMVRH850V01の修正追加 9.9項 - Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 - 新井						
表41、42、44、54 -MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 -NSMVRH850V01の修正追加 9.9項 -Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井		8.3.3項				
-MODEL_NSMVINTC1V01及びMODEL_NSMVINTC2V01追加 9.2項 -NSMVRH850V01の修正追加 9.9項 -Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 ー 新井			スタンスに変更			
9.2項 ・NSMVRH850V01の修正追加 9.9項 ・Pythonコマンドを追加したい場合の修正追加 第3版 2012年8月xx日 ソフトウェア統括部 佐藤 - 新井		1	MVINTC1V01及びMODEL NSMVINTC2V012自由			
-NSMVRH850V01の修正追加 9.9項 -Pythonコマンドを追加したい場合の修正追加 第 3 版 2012年8月xx日 ソフトウェア統括部 佐藤 - 新井		_	···································			
第3版       2012年8月xx日       ソフトウェア統括部       佐藤       -       新井						
第3版     2012年8月xx日     ソフトウェア統括部     佐藤     ー     新井			184 194-1-1 1 1 1 1 B A A 16-7-15-1-			
		・Pytnonコマントを追加したい場合の修止追加				
	第3版	2012年8月xx日	ソフトウェア統括部	佐藤	_	新井
			ソフトツール部			

DMA

図2、8.7項

・Windowsビルド環境のソリューションRelease\_pltfrm, Release\_pltfrm\_usk, Debug\_pltfrm, Debug\_pltfrm\_uskは削除

図3、5

-scheapCompile/build/PRFRLV01→scheapCompile/build/PFV01に変更

表2

・コア間ルータがAXI→VCIに変更になったため8/Eリリース時点ではBACKWARD\_DECODERは不要なので削除

表2

・LocalAPBバスはG3MSS階層からG3MPE階層へ移動

図12、13、14

DMAはRH850階層からG3MSS階層へ移動

図15、16、17、18

・コア間ルータがAXI→VCIに変更

2.2、3.1、8.4、8.5、8.6、8.7項

•Pythonについての設定追加

表5

•[FREQ]削除

表11、31、3.4項

•AXIバスデコード削除

5.3項

-setFreqの引数変更

表18、図21、26

・コア間ルータがAXI→VCIに変更に伴うポート名変更

表20、21

AXI用ソケット削除

8.3.2項

-main.cppにおけるパージング削除

8.3.4、8.3.5項

•Pythonに対応

8.7項

- •SCHEAP-E3-G5.vcprojをscheap-e3-g5.lib作成専用のプロジェクトに変更
- -sim.exeを作成するSCHEAP-E3-G5\_EXE.vcprojの項目を8.7.1項に追加
- •RH850-G5.libを作成するRH850-G5.vcprojの項目を8.7.5項に追加
- ・周辺接続のlibを作成するPFV01.vcprojの項目を8.7.7項に追加

[EOF] VSB

VSB NP

残り1サイクル

12 |>