base-components

Generated by Doxygen 1.8.13

# **Contents**

Index

1	Main	n Page		1
2	Hiera	archica	Index	3
	2.1	Class I	lierarchy	3
3	Clas	s Index		5
	3.1	Class I	ist	5
4	Clas	s Docu	mentation	7
	4.1	Exclus	veMonitor Class Reference	7
		4.1.1	Detailed Description	7
	4.2	Memor	y Class Reference	8
		4.2.1	Detailed Description	9
		4.2.2	Member Function Documentation	9
			4.2.2.1 load() [1/2]	9
			4.2.2.2 load() [2/2]	9
			4.2.2.3 map()	10
			4.2.2.4 size()	10
	4.3	Router	< BUSWIDTH > Class Template Reference	10
		4.3.1	Detailed Description	11
		4.3.2	Member Function Documentation	11
			4.3.2.1 add_initiator()	11
			4.3.2.2 add_target()	12

13

## Main Page

This includes simple models such as routers, memories and exclusive monitor. The components are "Loosely timed" only. They support DMI where appropriate, and make use of CCI for configuration.

It also has several unit tests for memory, router and exclusive monitor.

The memory component allows you to add memory when creating an object of type Memory ("name", size).

The memory component consists of a simple target socket:tlm\_utils::simple\_target\_socket<Memory> socket

The router offers add\_target (socket, base\_address, size) as an API to add components into the address map for routing. (It is recommended that the addresses and size are CCI parameters).

It also allows to bind multiple initiators with add\_initiator(socket) to send multiple transactions. So there is no need for the bind() method offered by sockets because the add\_initiator method already takes care of that.

It is possible to test the correct functioning of the different components with the tests that are proposed.

Once you have compiled your library, you will have a tests folder in your construction directory.

In this test folder you will find several folders, each corresponding to a component and each containing an executable.

You can run the executable with:

```
./build/tests/<name_of_component>/<name_of_component>-tests
```

If you want a more general way to check the correct functioning of the components you can run all the tests at the same time with :

make test

2 Main Page

# **Hierarchical Index**

### 2.1 Class Hierarchy

This inheritance list is sorted roughly, but not completely, alphabetically:

sc_module		
ExclusiveMonitor	7	7
Memory	_	
Router< BUSWIDTH >	10	١

4 Hierarchical Index

# **Class Index**

### 3.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

Exclusive	eMonitor	
	ARM-like global exclusive monitor	7
Memory		
	A memory component that can add memory to a virtual platform project	8
Router<	BUSWIDTH >	
	A Router component that can add router to a virtual platform project to manage the various	
	transactions	10

6 Class Index


## **Class Documentation**

#### 4.1 ExclusiveMonitor Class Reference

ARM-like global exclusive monitor.

```
#include <exclusive-monitor.h>
```

Inheritance diagram for ExclusiveMonitor:



#### **Public Member Functions**

- ExclusiveMonitor (const sc\_core::sc\_module\_name &name)
- ExclusiveMonitor (const ExclusiveMonitor &)=delete

#### **Public Attributes**

- tlm\_utils::simple\_target\_socket < ExclusiveMonitor > front\_socket
- tlm\_utils::simple\_initiator\_socket < ExclusiveMonitor > back\_socket

#### 4.1.1 Detailed Description

ARM-like global exclusive monitor.

This component models an ARM-like global exclusive monitor. It connects in front of an target and monitors accesses to it. It behaves as follows:

• On an exclusive load, it internally marks the corresponding region as locked. The load is forwarded to the target.

8 Class Documentation

- On an exclusive store to the same region, the region is unlocked, and the store is forwarded to the target.
- When an initiator perform an exclusive load while already owning a region, the region gets unlocked before the new one is locked.
- · A regular store will unlock all intersecting regions
- If an exclusive store fails, that it, corresponds to a region which is not locked, or is locked by another initiator, or does not exactly match the store boundaries, the failure is reported into the TLM exclusive extension and the store is *not* forwarded to the target.
- · DMI invalidation is performed when a region is locked.
- · DMI requests are intercepted and modified accordingly to match the current locking state.
- · DMI hints (the is dmi allowed() flag in transactions) is also intercepted and modified if necessary.

The documentation for this class was generated from the following file:

/home/thomas/Documents/GreenSocs/build-lib/base-components/include/greensocs/base-components/misc/exclusive-monitor.h

### 4.2 Memory Class Reference

A memory component that can add memory to a virtual platform project.

```
#include <memory.h>
```

Inheritance diagram for Memory:



#### **Public Member Functions**

- Memory (sc\_core::sc\_module\_name name, uint64\_t size)
- Memory (const Memory &)=delete
- uint64\_t size ()

this function returns the size of the memory

• void map (const char \*filename)

This function maps a host file system file into the memory, such that the results of the memory will be maintained between runs. This can be useful for emulating a flash ram for instance.

• size\_t load (std::string filename, uint64\_t addr)

This function reads a file into memory and can be used to load an image.

void load (const uint8\_t \*ptr, uint64\_t len, uint64\_t addr)

copy an existing image in host memory into the modelled memory

#### **Public Attributes**

tlm\_utils::simple\_target\_socket< Memory > socket

#### 4.2.1 Detailed Description

A memory component that can add memory to a virtual platform project.

This component models a memory. It has a simple target socket so any other component with an initiator socket can connect to this component. It behaves as follows:

- · The memory does not manage time in any way
- · It is only an LT model, and does not handle AT transactions
- It does not manage exclusive accesses
- You can manage the size of the memory during the initialization of the component
- Memory does not allocate individual "pages" but a single large block
- It supports DMI requests with the method get\_direct\_mem\_ptr
- · DMI invalidates are not issued.

#### 4.2.2 Member Function Documentation

This function reads a file into memory and can be used to load an image.

#### **Parameters**

filename	Name of the file
addr	the address where the memory file is to be read

#### Returns

size t

copy an existing image in host memory into the modelled memory

10 Class Documentation

#### **Parameters**

ptr	Pointer to the memory
len	Length of the read
addr	Address of the read

#### 4.2.2.3 map()

This function maps a host file system file into the memory, such that the results of the memory will be maintained between runs. This can be useful for emulating a flash ram for instance.

#### **Parameters**

filename   Name of the file
-----------------------------

#### 4.2.2.4 size()

```
uint64_t Memory::size ( ) [inline]
```

this function returns the size of the memory

#### Returns

the size of the memory of type uint64\_t

The documentation for this class was generated from the following file:


/home/thomas/Documents/GreenSocs/build-lib/base-components/include/greensocs/base-components/memory. ←

### 4.3 Router < BUSWIDTH > Class Template Reference

A Router component that can add router to a virtual platform project to manage the various transactions.

```
#include <router.h>
```

Inheritance diagram for Router< BUSWIDTH >:



#### **Public Member Functions**

- Router (const sc\_core::sc\_module\_name &nm)
- Router (const Router &)=delete
- void add\_target (TargetSocket &t, uint64\_t address, uint64\_t size)

This method will bind a target to the router. The router will register its address and size according to the parameters we have given it.

void add initiator (InitiatorSocket &i)

This method will bind a Initiator to the router.

#### **Protected Member Functions**

virtual void before end of elaboration ()

#### 4.3.1 Detailed Description

```
template < unsigned int BUSWIDTH = 32> class Router < BUSWIDTH >
```

A Router component that can add router to a virtual platform project to manage the various transactions.

This component models a router. It has a single multi-target socket so any other component with an initiator socket can connect to this component. It behaves as follows:

- Manages exclusive accesses, adding this router as a 'hop' in the exclusive access extension (see Green
   — Socs/libgsutils).
- Manages connections to multiple initiators and targets with the method add\_initiator and add\_ ← target.
- Allows to manage read and write transactions with b\_transport and transport\_dbg methods.
- Supports passing through DMI requests with the method get\_direct\_mem\_ptr.
- Handles invalidation of multiple DMI pointers with the method invalidate\_direct\_mem\_ptr which passes the invalidate back to *all* initiators.
- It checks for each transaction if the address is valid or not and returns an error if the address is invalid with the method decode\_address.

#### 4.3.2 Member Function Documentation

#### 4.3.2.1 add\_initiator()

This method will bind a Initiator to the router.

12 Class Documentation

#### **Parameters**

*i* initiator socket which will allow to bind the router with the initiator

#### 4.3.2.2 add\_target()

This method will bind a target to the router. The router will register its address and size according to the parameters we have given it.

#### **Parameters**

t	target socket which will allow to bind the router with the target (ex: memory)
address	Address of the target
size	Size of the target

The documentation for this class was generated from the following file:

/home/thomas/Documents/GreenSocs/build-lib/base-components/include/greensocs/base-components/router.
 h

## Index

```
add_initiator
    Router, 11
add_target
    Router, 12
ExclusiveMonitor, 7
load
    Memory, 9
map
    Memory, 10
Memory, 8
    load, 9
    map, 10
    size, 10
Router
    add_initiator, 11
    add_target, 12
Router < BUSWIDTH >, 10
size
    Memory, 10
```