

CprE 3810: Computer Organization and Assembly-Level Programming

Project Part 1 Report


Team Members: _____
Shane Nebraska _____

_____ Zevan Gustafon _____

Project Teams Group #: _____ D_4 _____

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 2 (d)] Include your final RISC-V processor schematic in your lab report.



[Part 3.1.a.] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an

N*M table where each row corresponds to the output of the control logic module for a given instruction.


Instruction	Opcode (Binary)	Funct3 (Binary)	Funct7	ALUSrc	ALUControl [0000=AND, 0001=OR, 0110=ADD, 0110=SUB]	ImmType [000=L, 001=S, 010=S8, 011=U, 100=UJ]	Control Signals
							ResultSrc [00=ALU result, 01=dmem, 10=PC], nWrite
addi	"00010011"	"000"		1	"0010"	D	"00"
add	"01100011"	"000"		0	"0000"	D	"00"
and	"01100011"	"111"		0	"0000"	D	"00"
andi	"00010011"	"111"		1	"0000"	"000"	"00"
lui	"01100011"	"111"		1	"0010"	"000"	"00"
lw	"00000011"	"010"		1	"0010"	D	"01"
xor	"01100011"	"000"		0	"0011"	"000"	"00"
xori	"00010011"	"100"		1	"0011"	"000"	"00"
or	"01100011"	"110"		0	"0001"	D	"00"
ori	"00010011"	"110"		1	"0001"	"000"	"00"
slt	"01100011"	"010"		0	"1000"	"000"	"00"
slti	"00010011"	"010"		1	"1000"	"000"	"00"
slli	"00010011"	"011"		1	"1001"	"000"	"00"
sll	"01100011"	"001"		0	"0100"	"000"	"00"
srl	"01100011"	"101"		0	"0101"	"000"	"00"
sra	"01100011"	"101"		0	"0111"	"000"	"00"
sw	"01000011"	"010"		1	"0010"	"001"	"01"
sub	"01000011"	"000"		0	"01000000"		"00"
beq	"10000011"	"000"		0	"0110"	"000"	
bne	"11000011"	"001"		0	"0110"	"000"	
bit	"11000011"	"100"		0	"0110"	"030"	0
bge	"11000011"	"101"		0	"0110"	"030"	0
btu	"11000011"	"110"		0	"0110"	"010"	0
bgeu	"11000011"	"111"		0	"0110"	"010"	0
jal	"11011111"	"000"		1	"0010"	"100"	"10"
jal	"11001111"	"000"		1	"0010"	"000"	"10"
lb	"00000011"	"000"		1	"0010"	"000"	"01"
lh	"00000011"	"001"		1	"0010"	"000"	"01"
lbu	"00000011"	"100"		1	"0010"	"000"	"01"
lhu	"00000011"	"101"		1	"0010"	"000"	"01"

nWrite	[MemWrite from register]	gWrite	[RegWrite from inst]	imm_sel [00=zero, 01=sign, 10=ui]	[00=beq, 01=bne, 10 bit, 11 bge]	Jump	and link	PCReg	auipcSrc
0		1		"01"		0		0	
0		1		"DD"		0		0	
0		1		"DD"		0		0	
0		1		"00"		0		0	
0		1		"10"		0		0	
0		1		"01"		0		0	
0		1		D		0		0	
0		1		"00"		0		0	
0		1		D		0		0	
0		1		"00"		0		0	
0		1		D	"010"	0		0	
0		1		"01"	"010"	0		0	
0		1		"01"	"100"	0		0	
0		1		D		0		0	
0		1		D		0		0	
0		1		D		0		0	
1		0		"01"		0		0	
0		1		"01"		0		0	
0		0		"01"	"000"	0		0	
0		0		"01"	"001"	0		0	
0		0		"01"	"010"	0		0	
0		0		"01"	"011"	0		0	
0		0		"00"	"100"	0		0	
0		0		"00"	"101"	0		0	
0		1		"01"		1	1	0	
0		1		"01"		1	1	1	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		D	"01"	0		0	

33	slli	"00100011"	"001"	"00000000"	1	"0100"	"000"	"00"
34	srlt	"00100011"	"101"	"00000000"	1	"0101"	"000"	"00"
35	srai	"00100011"	"101"	"01000000"	1	"0111"	"000"	"00"
36	auipc	"00100011"	"101"		1	"0010"	"011"	"00"
37	wf	"0101100*		D	D	D	D	D
38								

nWrite	[MemWrite from register]	gWrite	[RegWrite from inst]	imm_sel [00=zero, 01=sign, 10=ui]	[00=beq, 01=bne, 10 bit, 11 bge]	Jump	and link	PCReg	auipcSrc
0		0		"01"	"001"	0		0	
0		0		"01"	"010"	0		0	
0		0		"01"	"011"	0		0	
0		0		"00"	"100"	0		0	
0		0		"00"	"101"	0		0	
0		1		"01"		1	1	0	
0		1		"01"		1	1	1	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		0		D	D	0		0	

[Part 3.1.(b)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually and show that your output matches the expected control signals from problem 1(a).




The testbench goes through most of the instructions we are required to implement. The control signals match what the instruction does. For example sw writes to memory so o_Mem_Write is a 1. All the outputs match to what we included in the control signal excel sheet.

[Part 3.2. (a)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.


The possible control flow possibilities for the fetch include branching, zero flag for comparisons, jump, and PCReg. Branching checks if the instruction requires branching. Jump is used to allow jump related commands to jump to the given address. Finally PCReg sends the value from what is stored in the register to the pc.

[Part 3.2. (b)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?



The new flags that were included were branching, zero flag, jump, and PCReg.

[Part 3.2.(c)] Implement your new instruction fetch logic using VHDL. Use QuestaSim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the QuestaSim waveforms in your writeup.



The testbench includes instructions that require these new control signal and fetch. The testbench includes add and addi to ensure that the pc gets increased by four after executing the instructions. Finally there are some jump and brach instructions to test the other parts of fetch. All behavior matches what is expected in the excel sheet and from how the instructions work.

[Part 3.3.1.(a)] Describe the difference between logical (`srl`) and arithmetic (`sra`) shifts. Why does RISC-V not have a `sla` instruction?

Logical shifts include zero in the new bits created from the shift. Arithmetic creates new bits with Fs or zeros depending on the sign instead. Left shifts do not need the new bits to be anything other than zero since left shifts are the same regardless of sign.



[Part 3.3.1.(b)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

There is a control signal that goes into the shifter the states what type of shift it will be doing. The control uses the instruction's opcode to decide this. Then with the control signal the shifter will know what the new bits should be and if it should be based off if the input is signed or not.

[Part 3.3.1.(c)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

To do this a new internal value will need to be made to decide the direction of the shift which could be decided from the same control signal used above. Once it is found that a left shift needs to be done then the input data is reversed and a right shift is done.

[Part 3.3.1.(d)] Describe how the execution of the different shifting operations corresponds to the QuestaSim waveforms in your writeup.



The testbench verifies that each type of shift works. In addition, it checks if it shifts the proper amount. It also verifies that the proper alu_control works as intended.

[Part 3.3.2.(a)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.


For the design of the processor we took inspiration from the fetch processor example from lecture. The complete design of the whole processor did not require any new components that the lab manual did not have us create already.

[Part 3.3.2.(b)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.


Not available since we did not create any new components not listed in the lab manual.

[Part 3.3.3] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: How is Zero calculated? How is `s_lt` implemented?

Zero is calculated by subtracting the two inputs if the ALU. This allows for comparisons to be done since for example if they are equal the sum should be zero. `s_lt` was implemented by doing the same comparison and depending on the result setting the C-out to be one if that statement is true.



[Part 3.3.5] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



The testbench verifies each unique type of instruction. The outputs match the expected outcome for the instructions used. The control signals are also verified to match what was present in control signals excel sheet.


[Part 3.3.8] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

```
bash-5.1$ ./3810_tf.sh test internal/boilerplate_riscv/Proj1_base_test.s
Using VDI Python Environment
Testing
WARNING: Software tree location not set or invalid, using $MGC_HOME=/usr/local/mentor/calibre
All VHDL src files compiled successfully
Testing file: internal/boilerplate_riscv/Proj1_base_test.s
Rars simulation: pass
Modelsim simulation: pass
Test Result: pass
Rars Instructions: 2571178
Processor Cycles: 40
CPI: 1.56e-05
Results in: output/Proj1_base_test.s
-----
```

We were able to get all the tests to pass including the one that use all of the required instructions. This test proves the integrated ALU works.


[Part 4] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 4.a] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.






These waveform screenshots show correct behavior in addition the processor passes the test.

[Part 4.b] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.



These waveform screenshots show correct behavior in addition the processor passes the test.

[Part 4.c] Create and test an application that sorts an array with N elements using the MergeSort algorithm ([link](#)). Name this file Proj1_mergesort.s.



These waveform screenshots show correct behavior in addition the processor passes the test.

[Part 5] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

The maximum frequency that the processor can run at is 21.65 mhz. The critical path of the processor is illustrated below. To improve the frequency we can improve the latency of any big component on the critical path. For example if the dmem has a lot of latency we can split it into two components to lower the latency.

