

# Project Part 1 Report


Team Members: Shane Nebraska

\_\_\_\_Zevan Gustafon\_\_\_\_

Project Teams Group #:     D\_4    

***Refer to the highlighted language in the project 1 instruction for the context of the following questions.***

[Part 2 (d)] Include your final RISC-V processor schematic in your lab report.



[Part 3.1.a.] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the  $N$  control signals needed by your datapath implementation. The end result should be an

$N \times M$  table where each row corresponds to the output of the control logic module for a given instruction.

Instruction	Opcode (Binary)	Funct3 (Binary)	Funct7	ALUSrc		ALUControl [0000=AND, 0001=OR, 0010=ADD, 0110=SUB]	ImmType [000=L, 001=S, 010=SB, 011=U, 100=UJ]	Control Signals	
								ResultSrc [00=ALU result, 01=dmem, 10=PC]	nWrite
addi	"0010011"	"000"		1		"0010"	D	"00"	
add	"0110011"	"000"	"0000000"	0		"0010"	D	"00"	
and	"0110011"	"111"	"0000000"	0		"0000"	D	"00"	
andi	"0010011"	"111"		1		"0000"	"000"	"00"	
lui	"0110111"			1		"0010"	"000"	"00"	
lw	"0000011"	"010"		1		"0010"	"000"	"01"	
xor	"0110011"	"100"	"0000000"	0		"0011"	D	"00"	
xori	"0010011"	"100"		1		"0011"	"000"	"00"	
or	"0110011"	"110"	"0000000"	0		"0001"	D	"00"	
ori	"0010011"	"110"		1		"0001"	"000"	"00"	
slt	"0110011"	"010"	"0000000"	0		"1000"	"000"	"00"	
slti	"0010011"	"010"		1		"1000"	"000"	"00"	
sltiu	"0010011"	"011"		1		"1001"	"000"	"00"	
sll	"0110011"	"001"	"0000000"	0		"0100"	"000"	"00"	
srl	"0110011"	"101"	"0000000"	0		"0101"	"000"	"00"	
sra	"0110011"	"101"	"0100000"	0		"0111"	"000"	"00"	
sw	"0100011"	"010"		1		"0010"	"001"	"01"	
sub	"0110011"	"000"	"0100000"	0		"0110"	"000"	"00"	
beq	"1100011"	"000"		0		"0110"	"010"	D	
bne	"1100011"	"001"		0		"0110"	"010"	D	
blt	"1100011"	"100"		0		"0110"	"010"	D	
bge	"1100011"	"101"		0		"0110"	"010"	D	
bltu	"1100011"	"110"		0		"0110"	"010"	D	
bgeu	"1100011"	"111"		0		"0110"	"010"	D	
jal	"1101111"			1		"0010"	"100"	"10"	
jalr	"1100111"	"000"		1		"0010"	"000"	"10"	
lb	"0000011"	"000"		1		"0010"	"000"	"01"	
lh	"0000011"	"001"		1		"0010"	"000"	"01"	
lbu	"0000011"	"100"		1		"0010"	"000"	"01"	
lhu	"0000011"	"101"		1		"0010"	"000"	"01"	

nWrite	[MemWrite from register]	gWrite	[RegWrite from inst]	imm_sel [00=zero, 01=sign, 10=lui]	[00=beq, 01 bne, 10 bit, 11 bge]	Jump	and link	PCReg	auipcSrc
0		1		"01"		0		0	
0		1		"DD"		0		0	
0		1		"DD"		0		0	
0		1		"00"		0		0	
0		1		"10"		0		0	
0		1		"01"		0		0	
0		1		D		0		0	
0		1		"00"		0		0	
0		1		D		0		0	
0		1		"00"		0		0	
0		1		D	"010"	0		0	
0		1		"01"	"010"	0		0	
0		1		"01"	"100"	0		0	
0		1		D		0		0	
0		1		D		0		0	
1		0		"01"		0		0	
0		1		"01"		0		0	
0		0		"01"	"000"	0		0	
0		0		"01"	"001"	0		0	
0		0		"01"	"010"	0		0	
0		0		"01"	"011"	0		0	
0		0		"00"	"100"	0		0	
0		0		"00"	"101"	0		0	
0		1		"01"		1	1	0	
0		1		"01"		1	1	1	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		0		"00"	"101"	0		0	
0		1		"01"		1	1	0	
0		1		"01"		1	1	1	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"10"		0		0	1
0		0		D	D	0		0	

33	slli	"0010011"	"001"	"0000000"	1	"0100"	"000"	"00"
34	srlr	"0010011"	"101"	"0000000"	1	"0101"	"000"	"00"
35	srai	"0010011"	"101"	"0100000"	1	"0111"	"000"	"00"
36	auipc	"0010111"			1	"0010"	"001"	"00"
37	wfi	"0101100"	D	D		D	D	D
38								

nWrite	[MemWrite from register]	gWrite	[RegWrite from inst]	imm_sel [00=zero, 01=sign, 10=lui]	[00=beq, 01 bne, 10 bit, 11 bge]	Jump	and link	PCReg	auipcSrc
0		0		"01"	"001"	0		0	
0		0		"01"	"010"	0		0	
0		0		"01"	"011"	0		0	
0		0		"00"	"100"	0		0	
0		0		"00"	"101"	0		0	
0		1		"01"		1	1	0	
0		1		"01"		1	1	1	
0		1		"01"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		"01"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"00"		0		0	
0		1		"10"		0		0	1
0		0		D	D	0		0	






For the design of the processor we took inspiration from the fetch processor example from lecture. The complete design of the of the whole processor did not require any new components that the lab manual did not have us create already.

[Part 3.3.2.(b)] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.


Not available since we did not create any new components not listed in the lab manual.

[Part 3.3.3] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: How is Zero calculated? How is `slt` implemented?

Zero is calculated by subtracting the two inputs if the ALU. This allows for comparisons to be done since for example if they are equal the sum should be zero. `Slt` was implemented by doing the same comparison and depending on the result setting the C-out to be one if that statement is true.



[Part 3.3.5] Describe how the execution of the different operations corresponds to the QuestaSim waveforms in your writeup.



The testbench verifies each unique type of instruction. The outputs match the expected outcome for the instructions used. The control signals are also verified to match what was present in control signals excel sheet.


[Part 3.3.8] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

```
bash-5.1$ ./3810_tf.sh test internal/boilerplate_riscv/Proj1_base_test.s
Using VDI Python Environment
Testing
WARNING: Software tree location not set or invalid, using $MGC_HOME=/usr/local/mentor/calibre
All VHDL src files compiled successfully
Testing file: internal/boilerplate_riscv/Proj1_base_test.s
Rars simulation: pass
Modelsim simulation: pass
Test Result: pass
Rars Instructions: 2571178
Processor Cycles: 40
CPI: 1.56e-05
Results in: output/Proj1_base_test.s
-----
```










We were able to get all the tests to pass including the one that use all of the required instructions. This test proves the integrated ALU works.

[Part 4] In your writeup, show the QuestaSim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 4.a] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.




[Part 4.b] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.



These waveform screenshots show correct behavior in addition the processor passes the test.

[Part 4.c] Create and test an application that sorts an array with  $N$  elements using the MergeSort algorithm ([link](#)). Name this file Proj1\_mergesort.s.



These waveform screenshots show correct behavior in addition the processor passes the test.

[Part 5] Report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematic from part 1. What components would you focus on to improve the frequency?

The maximum frequency that the processor can run at is 21.65 mhz. The critical path of the processor is illustrated below. To improve the frequency we can improve the latency of any big component on the critical path. For example if the dmem has a lot of latency we can split it into two components to lower the latency.

