# **GPIO**

Signal	Direction	Description
gpio_in[31:0]	input	Transmit Data
gpio_out[31:0]	output	Receive Data
gpio_dir[31:0]	output	Request to Send
gpio_padcfg[5:0][31:0]	output	Pad Configuration
interrupt	output	Interrupt (Rise or Fall or Level)

# PADDIR (Pad Direction)

Address: 0x1A10\_1000 Reset Value: 0x0000\_0000

;	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	PADDIR

#### Bit 31:0 PADDIR: Pad Direction.

Control the direction of each of the GPIO pads. A value of 1 means it is configured as an output, while 0 configures it as an input.

## PADIN (Input Values)

Address: 0x1A10\_1004 Reset Value: 0x0000\_0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
I	Ι	I	I	I	I	I	Ι	I	I	I	Ι	I	I	I	I	Ι	Ι	I	I	I	I	I	I	I	I	I	Ι	I	I	Ι	Ι	PADIN

Bit 31:0 PADIN: Input Values.

# PADOUT (Output Values)

Address: 0x1A10\_1008 Reset Value: 0x0000\_0000

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
(	)	О	0	0	0	0	0	О	О	О	0	0	0	0	0	0	О	О	О	О	О	О	0	0	0	0	О	О	О	О	0	О	PADOUT

#### Bit 31:0 PADOUT: Output Values.

#### INTEN (Interrupt Enable)

Address: 0x1A10\_100C Reset Value: 0x0000\_0000

3	1 3	30	29	28	27	26	25	24	23	22	$^{21}$	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
I,	ГІ	Т	IT	ІТ	IT	ΙΤ	ΙΤ	IT	IT	ІТ	ІТ	IT	IT	ІТ	IT	IT	ІТ	,	INTEN															

#### Bit 31:0 INTEN: Interrupt Enable.

Interrupt enable per input bit. INTTYPE0 and INTTYPE1 control the interrupt triggering behavior.

There are four triggers available

- INTTYPEO = 0, INTTYPE1 = 0: Level 1
- INTTYPEO = 1, INTTYPE1 = 0: Level 0
- INTTYPEO = 0, INTTYPE1 = 1: Rise
- INTTYPEO = 1, INTTYPE1 = 1: Fall

### INTTYPE0 (Interrupt Type 0)

Address: 0x1A10\_1010 Reset Value: 0x0000\_0000



#### Bit 31:0 INTTYPE0: Interrupt Type 0.

Controls the interrupt trigger behavior together with INTTYPE1. Use INTEN to enable interrupts first.

# INTTYPE1 (Interrupt Type 1)

Address: 0x1A10\_1014 Reset Value: 0x0000\_0000



#### Bit 31:0 INTTYPE1: Interrupt Type 1.

Controls the interrupt trigger behavior together with INTTYPE0. Use INTEN to enable interrupts first.

## **INTSTATUS** (Interrupt Status)

Address: 0x1A10\_1018 Reset Value: 0x0000\_0000

3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
S	S	S	s	S	S	s	S	s	S	S	S	S	s	S	s	S	S	S	S	S	S	S	S	S	s	s	s	s	s	s	S	INTSTATUS

### Bit 31:0 INTSTATUS: Interrupt Status.

Contains interrupt status per GPIO line. The status register is cleared when read. Similarly the interrupt line is high while a bit is set in interrupt status and will be deasserted when the status register is read.

# PADCFG0-7 (Pad Configuration Registers 0-7)

Address: 0x1A10\_1020 - 0x1A10\_103C

**Reset Value:** 0x0000\_0000

3	1 3	0 :	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
F	)	2	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	Р	PADCFG0-7

## Bit 31:0 PADCFG0-7: Pad Configuration Registers.

The pad configuration registers control various aspects of the pads that are typically used in ASICs, e.g. drive strength, Schmitt-Triggers, Slew Rate, etc. Since those configuration parameters depend on the exact pads used, each implementation is free to use the PADCFG0-7 registers in every way it wants and also leave them unconnected, if unneeded.