

**Input pattern :**

## **LAB 6-1** <sup>1bit/8bits</sup> **Full Adder under Regular Voltage**


### **6-1-a : (1bit)**

Write down a full adder SPICE , Loading 0.1p(for S 、C<sub>out</sub>), Observe Waveform, Delay time, and Power consumption 。 (Practice Sizing to let **Delay smaller than 0.3ns** 。 )

### **6-1-b : (8bits)**

Try to connect full adder to be 8-bit carry-ripple adder , Loading 0.1p (for S<sub>0</sub>~S<sub>7</sub>, C<sub>o7</sub>), observe waveform, Delay time and Power consumption 。 (Practice Sizing to let **Delay smaller than 0.3ns** 。

8-bit carry-ripple adder :



## **LAB 6-2** <sup>1bit/8bits</sup> **full adder Under Various Supply Voltage**

### **6-2-a : (1bit)**

**VDD=1.6V, 1.4V, 1.2V, 1.0V, 0.8V, 0.6V** , to measure Delay time, Power consumption, and PDP under various supply voltage. (Once **0.2V lower, your input pattern should 10 times slower.**)