
Lab 4: ALU and CPU

Juan Valbuena


Lab Section: 1491

This study resource was
shared via CourseHero.com


Part 1: ALU

ALU Schematic


Name: Juan Valbuena
Lab 4 Part 1
Section #: 1491
TA Name: Veronica Pirie
Description: Circuit to design an ALU




$S1 = 0 \text{ \& } S0 = 0 \rightarrow F = A$






$S1 = 0 \text{ \& } S0 = 1 \rightarrow F = AB$



$S1 = 1 \text{ \& } S0 = 0 \rightarrow F = A + B$




$S1 = 1 \text{ \& } S0 = 1 \rightarrow F = A + B + Cin, Cout$



Activate Wir

ALU Simulation





ALU Pre-Lab Questions

1. Making a complete truth table for the ALU will result in 2048 rows since there's 11 inputs.
2. Since there's two additional functions and we're using a 4-bit mux an additional 2 lines needs to be added making it into a 6-bit mux. Can be done by using a 4 bit and a 2-bit mux.

PART 2: CPU


CPU SCHEMATIC

Name: Juan Valbuena
Lab 4 Part 2
Section #: 1491
TA Name: Veronica Pirie
Description: Making a simple CPU




This includes my inputs and outputs as well as MUX A and MUX B

REG A:




REG B:




These are both my register A and register B respectively

Combination Logic:




MUX C:




This includes my combinational logic and my 4 8 bit muxes to create my C-Mux.

CPU Simulation:



These are all the inputs for my CPU



This are all the outputs for the CPU simulation

The inputs I did in counting order and

counting every 50 ns and my C-Mux bits are counting every 20 ns

LEGEND

