University of Florida

EEL 3701 — Digital Logic & Computer Systems Revision 1

Department of Electrical & Computer Engineering

Lab 3 Report: A Debounced Switch and Counters

Class #: 12478 Kevin Lovell Month Day, Year

Dupuis, Connor

PRE-LAB QUESTIONS OR EXERCISES

N/A

Page 1/8

PROBLEMS ENCOUNTERED

N/A

REQUIREMENTS NOT MET

N/A

FUTURE WORK/APPLICATIONS


In this lab we use debouncing switch circuit with SPDT switch to act our input for our counters. We also use flip-flops and implement them to create our counter. This understanding of these circuit designs leads to further implementation such as more complex state machines and counters that are even more complex.

Dupuis, Connor

Page 2/8


PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Bouncing SPST Circuit




Month Day, Year

Lab 3 Report: A Debounced Switch and Counters



The clocks that would occur would be the number of times it bounced. In this case it bounced 5 times total so it would be 5 clocks assuming forward.

Debounce SPDT Circuit




Department of Electrical & Computer Engineering

Revision 1

Page 4/8


Lab 3 Report: A Debounced Switch and Counters

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year



This switch would only bounces once, so only one clock is recorded.

2-bit Counter



University of Florida

EEL 3701 — Digital Logic & Computer Systems


Department of Electrical & Computer Engineering

Revision 1


Page 5/8

Lab 3 Report: A Debounced Switch and Counters

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year



3-bit Counter



University of Florida

Page 6/8

EEL 3701 — Digital Logic & Computer Systems

Revision 1

Department of Electrical & Computer Engineering

Kevin Lovell Month Day, Year

Dupuis, Connor

Class #: 12478

Lab 3 Report: A Debounced Switch and Counters

		Prev State			Next State						
F	B	Q,	۵,	G 。	٠ <u>,</u>	O,*	O,	Dz	D.	Do	
(G	0	0	0		0	٥	١	0	٥	
ı	0	0	0	l	X	X	*	X	*	K	
1	0	0	l	۵	0	- L	- 1	0	1	1	
1	٥	0	1	ı	١	l.	- 1	l	1	1	
1	٥	1	0	0	٥	- 1	0	0	1	٥	
1	0	(0	1	X	*	٨	*	X	*	
1	0	1	1	0	*	*	*	*	Х	×	
1	0	1	١	1	0	٥	٥	٥	0	X	
0	l	0	0	0	1	١	Ī	١	١	1	
0	- 1	٥	٥	١	X	X	X	X	X	Х	
0	1	٥		0		0	0		٥	0	
O		0	ĺ	l.	0	1	0	6	1	0	
٥			0	0	٥	0	0	0	0	0	
0	-	1	٥	l	X	×	X	X	×	×	
0	١	\perp	1	0	X	×	X	×	×	×	
0	-			-	٥	ı	1	0			
0	0	٥	0	٥	٥	0	0	0	0	0	
0	٥	0	0	(X	X	X	×	X	X	
0	٥	0	1	0	٥	- 1	0	٥	١	٥	
0	0	0	- 1		٥	١	(0	·		
0	0	١	٥	0	1	۵	0		0	0	
0	0	(0		X	Χ	X	X	X	X	
0	0	ı	l	0	X	X	X	X	X	X	
0	9				1						


F=0	F=1							
D ₂ (0,0) BO ₂ (0,0) (1 1 0) O O O X O O O I X I X I I O X O X	D ₂ (0.0) D ₃ (0.0) D ₄ (0.0) D ₇ (0.0) D ₈ (
D ₁	D, 0.0. BG. 00 01 11 10 0 0 0 X 1 D 0 1 1 X 0 X 1 1 X X X X							
502 00 01 11 10 00 0 1 1 0 01 0 1 1 0 11 0 X 1 X	Do Co.do BO O O N I I O O O O X O X I I X X X X							
6.0. 60. 00 01 11 10 00 00 00 00 00 00 00 00 00	Se 6.00 00 0 0 0 0 01 0 0 1 0 11 × × × × 10 × × × ×							
D. = FB Q. Q. + FBQ.Q. + FBQ.Q. + FBQ.Q. D. = FB Q. Q. + FQ.Q. + FQ.Q. + FBQ.Q. + FBQ. D. = FBQ. + BQ.Q. + BQ.Q. + FBQ.Q.								
Sp = QB Q2 Q0 + FQ & Q. Q0								

Revision 1

Page 7/8

Lab 3 Report: A Debounced Switch and Counters

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year



EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering


Revision 1


Page 8/8 Lab 3 Report: A Debounced Switch and Counters

Dupuis, Connor Class #: 12478 Kevin Lovell

Month Day, Year

2-bit Counter T and JK Redesign





Clock is rising, meaning the count is increasing.

The counting number in binary. 0-2-3-1.