Department of Electrical & Computer Engineering

### Revision 1

Class #: 12478 Kevin Lovell Month Day, Year

Dupuis, Connor

Page 1/8

Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

## PRE-LAB QUESTIONS OR EXERCISES

#### **Part 1:**

- 1. Why did we require the new instruction register in this design?
  - a. So that we wouldn't have to manually have inputs.
- 2. In this section of the lab you are setting the INPUT bus by hand. If you wanted to read or fetch this value from memory, what could you add to do this automatically for you every CLK cycle?
  - a. You could add a ROM that it reads information from.
- 3. How would you add more instructions (i.e., 8 instead of 4) to the controller?
  - a. By adding more IR slots. Having 2 gives you 4 instructions, 3 gives you 8, 4 gives you 16, etc.

### Part 2:

- 1. Why do we need the extra states in the LDAA and JMP instruction paths?
  - a. For LDAA it first must read the instruction to load a value and then the value itself. As for JMP, it must read the instruction to jump and then the values at the location it jumped to.
- 2. What do you need to do to the address lines to get your program to start at address \$4370 (instead of \$3E70)?
  - a. You need to ground or vcc address bits A[14..4] to the respective value of \$3E70. Then it will start at \$3E70 and increment from there.

### PROBLEMS ENCOUNTERED

N/A

## REQUIREMENTS NOT MET

N/A

### **FUTURE WORK/APPLICATIONS**

This lab had us create our own CPU which can read instructions from ROM. Having the knowledge of how a basic CPU works and functions is important for moving towards any field of technology. Understanding how something like the CPU, which is the foundations of many forms of technology, is something what is immensely valuable. I could apply this knowledge to virtually any field or work applications involving some sort of computer.

Dupuis, Connor Class #: 12478

Department of Electrical & Computer Engineering

Revision 1


Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

Kevin Lovell Month Day, Year

## PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

## Part 1:

Page 2/8





Department of Electrical & Computer Engineering

### Revision 1

Page 3/8 Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

Kevin Lovell Month Day, Year





First, we set the Input to 0000 to load in the number 7 into REGA on the next clock cycle. After the number is loaded, we shift it right and put it in REGA (Input – 0010). Then we put the number in REGA into REGB (Input - 0001). Finally, we add REGA and REGB and put that number in REG A (Input - 0011).

Revision 1

Department of Electrical & Computer Engineering

Class #: 12478 Kevin Lovell Month Day, Year


Dupuis, Connor

Part 2:

- 1

l

# Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM



ı

l

Addr			Mach code	Α	3	A	3	Α	B	A	ß
15E70 -\$5E71	LDAA	#7	001	0111	*	X	X	*	*	×	×
\$5672	TAB		000	0111	0111	X	×	X	×	×	X
\$5675-\$3674	LDAA	¥3	001	0011	0111	×	×	*	*	×	*
\$3675	SAL		011	0110	0111	1100	0110	0010	0001	0010	0001
\$3676	ABA		100	1101	GIII	0010	0110	0011	0001	0011	0001
\$3677	SAR		010	0110	0111	0001	0110	0001	0001	0001	0001
\$3678	TAB		000	0110	0110	0001	1000	000	0001	0001	1000
\$3679	JMP	5	101	0110	0110	0001	0001	0001	0001	0000	1000
\$367A-\$367B	LDAA	3F	000	X	×	*	X	×	*	*	*

0 0

ı

×

×

×

X

X

×

Dupuis, Connor Class #: 12478


Page 5/8

Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM


Kevin Lovell Month Day, Year

## Part 2 MIF:

### **Full Picture:**



## **Zoomed In:**



University of Florida

### EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering Revision 1

Dupuis, Connor Class #: 12478

Page 6/8

### Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

Kevin Lovell Month Day, Year



The MIF file has information starting at address \$3E70, so for address bits A[14..4] I grounded and vcced them accordingly so that the simulation begins at that address. From there it pulls the information from the ROM and follows the instructions set up in the code I wrote. It first loads 7 into REGA, then pushes it to REGB. Next it loads in 3 to REGA and then shifts REGA left. Then it sums REGA and REGB into REGA. Next it shifts REGA right and pushes that into REGB. Finally, it jumps back to address \$3E75 and continues the instructions from there. Eventually REGB gets stuck at 0001, and REGA alternates between 0001, 0010, and 0011 continuously.

Department of Electrical & Computer Engineering Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

Revision 1


Dupuis, Connor Class #: 12478


Kevin Lovell Month Day, Year

## Part 2 VHDL:

### **Full Picture:**

Page 7/8






Department of Electrical & Computer Engineering

Revision 1

Dupuis, Connor Class #: 12478

Page 8/8 Lab 6 Report: Elementary CPU Design: Fetching Instructions From a ROM

Kevin Lovell Month Day, Year



This simulation is identical to the one shown by the MIF file, but instead uses VHDL opposed to a MIF file for the ROM. It pulls the information from the ROM and follows the instructions set up in the code I wrote. It first loads 7 into REGA, then pushes it to REGB. Next it loads in 3 to REGA and then shifts REGA left. Then it sums REGA and REGB into REGA. Next it shifts REGA right and pushes that into REGB. Finally, it jumps back to address \$3E75 and continues the instructions from there. Eventually REGB gets stuck at 0001, and REGA alternates between 0001, 0010, and 0011 continuously.