

---

## PRE-LAB QUESTIONS OR EXERCISES

---

### Part 1:

1. Why did we require the new instruction register in this design?
  - a. So that we wouldn't have to manually have inputs.
2. In this section of the lab you are setting the INPUT bus by hand. If you wanted to read or fetch this value from memory, what could you add to do this automatically for you every CLK cycle?
  - a. You could add a ROM that it reads information from.
3. How would you add more instructions (i.e., 8 instead of 4) to the controller?
  - a. By adding more IR slots. Having 2 gives you 4 instructions, 3 gives you 8, 4 gives you 16, etc.

### Part 2:

1. Why do we need the extra states in the LDAA and JMP instruction paths?
  - a. For LDAA it first must read the instruction to load a value and then the value itself. As for JMP, it must read the instruction to jump and then the values at the location it jumped to.
2. What do you need to do to the address lines to get your program to start at address \$4370 (instead of \$3E70)?
  - a. You need to ground or vcc address bits A[14..4] to the respective value of \$3E70. Then it will start at \$3E70 and increment from there.

---

## PROBLEMS ENCOUNTERED

---

N/A

---

## REQUIREMENTS NOT MET

---

N/A

---


## FUTURE WORK/APPLICATIONS

---

This lab had us create our own CPU which can read instructions from ROM. Having the knowledge of how a basic CPU works and functions is important for moving towards any field of technology. Understanding how something like the CPU, which is the foundations of many forms of technology, is something what is immensely valuable. I could apply this knowledge to virtually any field or work applications involving some sort of computer.


PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Part 1:





## Part 2:




					D1 D0											
Q1	Q0	IR2	IR1	IR0	Q1 <sup>+</sup>	Q0 <sup>+</sup>	MSA1	MSA0	MSB1	MSB0	MSC2	MSC1	MSC0	IRLD	PC.Inc	PC.LD
0	0	X	X	X	0	1	0	1	1	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	1	0	1	0	0	0	0	1	0
0	1	0	0	1	1	0	0	0	1	0	0	0	0	0	1	0
0	1	0	1	0	0	0	1	1	1	0	1	1	1	0	1	0
0	1	0	1	1	0	0	1	1	1	0	1	1	0	0	1	0
0	1	1	0	0	0	0	1	1	1	0	1	0	1	0	1	0
0	1	1	0	1	1	1	0	1	1	0	0	0	0	0	1	0
1	0	X	X	X	0	0	0	0	1	0	0	0	0	0	1	0
1	1	X	X	X	0	0	0	1	1	0	0	0	0	0	0	1


Addr		Mach code	A	B	A	B	A	B	A	B
\$3E70-\$3E71	LDAA #7	001	0111	X	X	X	X	X	X	X
\$3E72	TAB	000	0111	0111	X	X	X	X	X	X
\$3E73-\$3E74	LDAA #3	001	0011	0111	X	X	X	X	X	X
\$3E75	SAL	011	0110	0111	1100	0110	0010	0001	0010	0001
\$3E76	ABA	100	1101	0111	0010	0110	0011	0001	0011	0001
\$3E77	SAR	010	0110	0111	0001	0110	0001	0001	0001	0001
\$3E78	TAB	000	0110	0110	0001	0001	0001	0001	0001	0001
\$3E79	JMP 5	101	0110	0110	0001	0001	0001	0001	0001	0001
\$3E7A-\$3E7B	LDAA \$F	000	X	X	X	X	X	X	X	X

## Part 2 MIF:

### Full Picture:




### Zoomed In:





Part 2 VHDL:

Full Picture:



Zoomed In:

