
PRE-LAB QUESTIONS OR EXERCISES

Part 1 Questions:

1. If you were to make a complete (un-abbreviated) truth table for your ALU, how many rows would it need? (The answer should tell you why I did not want a simulation including ALL input combinations.)
 - a. It Would take 2048 rows because there are 11 inputs.
2. What changes would be necessary to the design already made if you wanted to add two more functions, $F=A \text{ NOR } B$ and $F=A \text{ XOR } B$, where XOR is exclusive or?
 - a. You would need 6 input Mux's instead of the 4 input ones we are using to accommodate the added inputs.

Part 2 Questions:

1. Draw the single simple device that can be added to your circuit design to “remember” the last carry output. Specify the inputs and outputs for this device.
 - a.
2. Will a divide by two work for all 4-bit 2's complement numbers? Explain.
 - a. No, if you try to divide 7, you ill get 3.
3. Describe how you can take the 2's complement of a number, i.e., if A is loaded with a number, get the 2's complement of A into B.
 - a. You can complement and add 0001 to that number.
4. Describe how you subtract with your CPU. Hint: See above question.
 - a. Take the 2's complement and add that to the number you re trying to subtract from.
5. Suppose you're not allowed to use a flip-flop that has an asynchronous CLR or SET, how can you add a function that clears the contents of either A or B?
 - a. Set all values of the inputs to 0, this will set REGA and REGB to all zeroes.

PROBLEMS ENCOUNTERED

N/A

REQUIREMENTS NOT MET

N/A

FUTURE WORK/APPLICATIONS

In this lab we learned how to make a simple CPU, which on itself can be applied ad used for various functions. By learning using this basic design we can build on it and if we wanted, add even ore functions, applications and abilities. CPUs are staples in almost every electronic device, and it is valuable to understand how one works and operates.

PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Part 1:


Lab 4 Part 1

Name: Connor Dupuis

Class: 12478

PI: Kevin Lovell


Description: 4-bit ALU




Simulation Waveform Editor - D:\Quartus\Lab4\ALU\Lab4_ALU - [Lab4_ALU_20191022072832.sim.vwf (Read-Only)]

File Edit View Simulation Help

Master Time Bar: 0 ps Interval: 1.6 ns Start: End:





Part 2:




OUTPUT B LEDs (All Active High)

REGISTER LEDs (All Active High)







Descriptive Designing a CPU




Individual Pictures Below:

Lab 4 Part 2
Name: Connor Dupuis
Class: 12478
PI Name: Kevin Lovell
Description: Designing a CPU








Displays the REGA to the output	Displays the REGB to the output	Displays the complement of REGA to the output	Displays (REGA and REGB) to the output	Displays (REGA or REGB) to the output	Displays (REGA + REGB) to the output	Displays REGA shifted left one bit to the output	Displays the REGA shifted right one bit to the output
---------------------------------	---------------------------------	---	--	---------------------------------------	--------------------------------------	--	---

Table 4: Sample table for Pre-lab Requirement 4.


	MSA	MSB	MSC	Input	Cin	RegA	RegB	Output	RegA+	RegB+	Output+	Cout+	Description
a.	00	10	000	0001	0	?	?	?	0001	?	0001	0	Loads REGA with 0001
	01	11	010	0001	0	0001	?	1110	0001	1110	1110	0	Stores the complement of A into B
b.	00	10	000	0110	0	?	?	?	0110	?	0110	0	Loads REGA with 0110
	01	00	001	1001	0	0110	?	0000	0110	1001	1001	0	Loads REGB with 1001
c.	11	10	011	1001	0	0110	1001	0000	0000	1001	0000	0	ANDs AB and stores it in A
	00	10	000	0110	0	?	?	?	0110	?	0110	0	Loads REGA with 0110
d.	01	00	001	1001	0	0110	?	0000	0110	1001	1001	0	Loads REGB with 1001
	01	11	100	1001	0	0110	1001	1111	0110	1111	1111	0	ORs AB and stores it in B
e.	00	00	000	0001	0	?	?	?	0001	0001	0001	0	Loads REGA and REGB with 0001
	11	10	101	0001	0	0001	0001	0010	0010	0001	0011	0	Sums A+B and stores it in A
f.	00	10	000	1101	0	?	?	?	1101	?	1101	0	Loads REGA with 1101
	01	11	110	1101	0	1101	?	1010	1101	1010	1010	0	Shifts A left and stores it in B
g.	00	10	000	0011	0	?	?	?	0011	?	0011	0	Load REGA with 0011 (3)
	01	00	001	0111	0	0011	?	0000	0011	0111	0111	0	Load REGB with 0111 (7)
h.	11	10	101	0111	0	0011	0111	1010	1010	0111	0001	1	Sum A+B and store it in A
	01	00	001	0100	0	1010	0111	0111	1010	0100	0100	1	Load REGB with 0100 (4)
i.	11	10	100	0100	0	1010	0100	1110	1110	0100	1110	1	Stores A or B in A
	11	10	111	0100	0	1110	0100	0111	1110	0100	0011	0	Shifts A right and stores it in A
j.	11	10	111	0100	0	0111	0100	0011	0011	0100	0001	0	Shifts A right and stores it in A
	11	10	010	0100	0	0011	0100	1100	1100	0100	0011	1	Complements A and stores it in A
k.	01	00	001	0011	0	1100	0100	0100	1100	0011	0011	1	Loads REGB with 0011 (3)
	11	10	011	0011	0	1100	0011	0000	0000	0011	0000	0	ANDs AB and stores it in A
l.	11	10	110	0011	0	0000	0011	0000	0000	0011	0000	0	Shifts A left and stores it in A

Simple Functions:


A.




B.




C.



D.



E.



F.

