University of Florida
Department of Electrical & Computer Engineering

EEL 3701 — Digital Logic & Computer Systems
Revision 1

Page 1/11 Lab 1 Report: Mixed-Logic Design and Quartus

Class #: 12478 sign and Quartus Kevin Lovell

Month Day, Year

Dupuis, Connor

PRE-LAB QUESTIONS OR EXERCISES

N/A

PROBLEMS ENCOUNTERED

N/A

REQUIREMENTS NOT MET

N/A

FUTURE WORK/APPLICATIONS

In this lab I learned how to build basic circuits involving inputs, gate to manipulate the inputs, and outputs that show the result. This lab is the building block for the labs to come as it introduced me to some fundamental concepts such as active high/low, pull-up/down resistors for switches, and other basic knowledge that will help me in the future of this class.

Page 2/11

EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering


Revision 1

Lab 1 Report: Mixed-Logic Design and Quartus

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year

PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Introduction Question



Department of Electrical & Computer Engineering


Revision 1

Lab 1 Report: Mixed-Logic Design and Quartus

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year

Part A

Page 3/11



Lab 1 Part A


Name: Connor Dupuis

Class: 12478


PI Name: Kevin Lovell

Description: V = /[(A * /B) + /(C + /D)]





The respective inputs and outputs of the design above. All input and output signals are active high.



EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 1

Dupuis, Connor Class #: 12478

Page 4/11

Lab 1 Report: Mixed-Logic Design and Quartus

Kevin Lovell Month Day, Year

	Truth Table											
A	В	C	D	/B	/D	(A*/B)	/(C + /D)	/[(A*/B)+(C+/D)]				
0	0	0	0	1	1	0	0	1				
0	0	0	1	1	0	0	1	0				
0	0	1	0	1	1	0	0	1				
0	0	1	1	1	0	0	0	1				
0	1	0	0	0	1	0	0	1				
0	1	0	1	0	0	0	1	0				
0	1	1	0	0	1	0	0	1				
0	1	1	1	0	0	0	0	1				
1	0	0	0	1	1	1	0	0				
1	0	0	1	1	0	1	1	0				
1	0	1	0	1	1	1	0	0				
1	0	1	1	1	0	1	0	0				
1	1	0	0	0	1	0	0	1				
1	1	0	1	0	0	0	1	0				
1	1	1	0	0	1	0	0	1				
1	1	1	1	0	0	0	0	1				

Voltage Table										
A	В	C	D	/B	/D	(A*/B)	/(C + /D)	/[(A*/B)+(C+/D)]		
L	L	L	L	Н	Н	L	L	Н		
L	L	L	Н	Н	L	L	Н	L		
L	L	Н	L	Н	Н	L	L	Н		
L	L	Н	Н	Н	L	L	L	Н		
L	Н	L	L	L	Н	L	L	Н		
L	Н	L	Н	L	L	L	Н	L		
L	Н	Н	L	L	Н	L	L	Н		
L	Н	Н	Н	L	L	L	L	Н		
Н	L	L	L	Н	Н	Н	L	L		
Н	L	L	Н	Н	L	Н	Н	L		
Н	L	Н	L	Н	Н	Н	L	L		
Н	L	Н	Н	Н	L	Н	L	L		
Н	Н	L	L	L	Н	L	L	Н		
Н	Н	L	Н	L	L	L	Н	L		
Н	Н	Н	L	L	Н	L	L	Н		
Н	Н	Н	Н	L	L	L	L	Н		

EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering


Revision 1

Page 5/11

Lab 1 Report: Mixed-Logic Design and Quartus

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year

Part B



Lab 1 Part B Name: Connor Dupuis

Class: 12478

PI Name: Kevin Lovell

Descriptiom: X = /[(A * /B) + (C + /D)]

B WEYT

C WEYT

D L WEYT

A_L BAND2

B inst


NOR2

X

C NOR2

D L inst1

The respective inputs and outputs of the design above. With inputs A and D being active low; and B and C being active high. The output signal is active high.



EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 1

Class #: 12478 Kevin Lovell

Dupuis, Connor

Page 6/11

Lab 1 Report: Mixed-Logic Design and Quartus

Month Day, Year

Truth Table										
A_L	В	C	D_L	/B	/D	(A*/B)	/(C + /D)	/[(A*/B)+(C+/D)]		
0	0	0	0	1	1	0	0	1		
0	0	0	1	1	0	0	1	0		
0	0	1	0	1	1	0	0	1		
0	0	1	1	1	0	0	0	1		
0	1	0	0	0	1	0	0	1		
0	1	0	1	0	0	0	1	0		
0	1	1	0	0	1	0	0	1		
0	1	1	1	0	0	0	0	1		
1	0	0	0	1	1	1	0	0		
1	0	0	1	1	0	1	1	0		
1	0	1	0	1	1	1	0	0		
1	0	1	1	1	0	1	0	0		
1	1	0	0	0	1	0	0	1		
1	1	0	1	0	0	0	1	0		
1	1	1	0	0	1	0	0	1		
1	1	1	1	0	0	0	0	1		

	Voltage Table										
A_L	В	С	D_L	/B	/D	(A*/B)	/(C + /D)	/[(A*/B)+(C+/D)]			
L	L	L	L	Н	Н	L	L	L			
L	L	L	Н	Н	L	L	Н	L			
L	L	Н	L	Н	Н	L	L	L			
L	L	Н	Н	Н	L	L	L	L			
L	Н	L	L	L	Н	L	L	L			
L	Н	L	Н	L	L	L	Н	Н			
L	Н	Н	L	L	Н	L	L	Н			
L	Н	Н	Н	L	L	L	L	Н			
Н	L	L	L	Н	Н	Н	L	L			
Н	L	L	Н	Н	L	Н	Н	Н			
Н	L	Н	L	Н	Н	Н	L	Н			
Н	L	Н	Н	Н	L	Н	L	Н			
Н	Н	L	L	L	Н	L	L	L			
Н	Н	L	Н	L	L	L	Н	Н			
Н	Н	Н	L	L	Н	L	L	Н			
Н	Н	Н	Н	L	L	L	L	Н			

EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 1

Page 7/11

Lab 1 Report: Mixed-Logic Design and Quartus

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year

Part C

Lab 1 Part C


Name: Connor Dupuis


Class: 12478


PI Name: Kevin Lovell

Description: Comparing V and \boldsymbol{X}









The respective inputs and outputs of the design above. With all input and output signals are active high.

EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering


Revision 1

Page 8/11

Lab 1 Report: Mixed-Logic Design and Quartus

Dupuis, Connor Class #: 12478 Kevin Lovell Month Day, Year

Part D



EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 1

Class #: 12478 Kevin Lovell

Month Day, Year

Dupuis, Connor

Page 9/11

Lab 1 Report: Mixed-Logic Design and Quartus

Truth Table (Y)											
A	B_L	C	D	/B	/D	(A*/B)	/(C + /D)	$/[(A*/B)+(C+/D)]_L$			
0	0	0	0	1	1	0	0	1			
0	0	0	1	1	0	0	1	0			
0	0	1	0	1	1	0	0	1			
0	0	1	1	1	0	0	0	1			
0	1	0	0	0	1	0	0	1			
0	1	0	1	0	0	0	1	0			
0	1	1	0	0	1	0	0	1			
0	1	1	1	0	0	0	0	1			
1	0	0	0	1	1	1	0	0			
1	0	0	1	1	0	1	1	0			
1	0	1	0	1	1	1	0	0			
1	0	1	1	1	0	1	0	0			
1	1	0	0	0	1	0	0	1			
1	1	0	1	0	0	0	1	0			
1	1	1	0	0	1	0	0	1			
1	1	1	1	0	0	0	0	1			

V-1 T-11- (V)												
	Voltage Table (Y)											
A	B_L	C	D	/B	/D	(A*/B)	/(C + /D)	$/[(A*/B)+(C+/D)]_L$				
L	L	L	L	Н	Н	L	L	L				
L	L	L	Н	Н	L	L	Н	Н				
L	L	Н	L	Н	Н	L	L	L				
L	L	Н	Н	Н	L	L	L	L				
L	Н	L	L	L	Н	L	L	L				
L	Н	L	Н	L	L	L	Н	Н				
L	Н	Н	L	L	Н	L	L	L				
L	Н	Н	Н	L	L	L	L	L				
Н	L	L	L	Н	Н	Н	L	L				
Н	L	L	Н	Н	L	Н	Н	Н				
Н	L	Н	L	Н	Н	Н	L	L				
Н	L	Н	Н	Н	L	Н	L	L				
Н	Н	L	L	L	Н	L	L	Н				
Н	Н	L	Н	L	L	L	Н	Н				
Н	Н	Н	L	L	Н	L	L	Н				
Н	Н	Н	Н	L	L	L	L	Н				

EEL 3701 — Digital Logic & Computer Systems

Revision 1

Department of Electrical & Computer Engineering

Class #: 12478 Kevin Lovell Month Day, Year

Dupuis, Connor

Page 10/11

Lab 1 Report: Mixed-Logic Design and Quartus

Truth Table (Z)										
A	B_L	C	D	/B	(A + /B)	/(C*D)	$[(A+/B)*/(C*D)]_L$			
0	0	0	0	1	1	1	1			
0	0	0	1	1	1	1	1			
0	0	1	0	1	1	1	1			
0	0	1	1	1	1	0	0			
0	1	0	0	0	0	1	0			
0	1	0	1	0	0	1	0			
0	1	1	0	0	0	1	0			
0	1	1	1	0	0	0	0			
1	0	0	0	1	1	1	1			
1	0	0	1	1	1	1	1			
1	0	1	0	1	1	1	1			
1	0	1	1	1	1	0	0			
1	1	0	0	0	1	1	1			
1	1	0	1	0	1	1	1			
1	1	1	0	0	1	1	1			
1	1	1	1	0	1	0	0			

Voltage Table (Z)										
A	B_L	C	D	/B	(A + /B)	/(C*D)	[(A+/B)*/(C*D)]_L			
L	L	L	L	Н	Н	Н	Н			
L	L	L	Н	Н	Н	Н	Н			
L	L	Н	L	Н	Н	Н	Н			
L	L	Н	Н	Н	Н	L	Н			
L	Н	L	L	L	L	Н	L			
L	Н	L	Н	L	L	Н	L			
L	Н	Н	L	L	L	Н	L			
L	Н	Н	Н	L	L	L	Н			
Н	L	L	L	Н	Н	Н	L			
Н	L	L	Н	Н	Н	Н	L			
Н	L	Н	L	Н	Н	Н	L			
Н	L	Н	Н	Н	Н	L	Н			
Н	Н	L	L	L	Н	Н	L			
Н	Н	L	Н	L	Н	Н	L			
Н	Н	Н	L	L	Н	Н	L			
Н	Н	Н	Н	L	Н	L	Н			

EEL 3701 — Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 1

Dupuis, Connor Class #: 12478

Page 11/11

Lab 1 Report: Mixed-Logic Design and Quartus

Kevin Lovell Month Day, Year

