
PRE-LAB QUESTIONS OR EXERCISES

N/A

PROBLEMS ENCOUNTERED

N/A

REQUIREMENTS NOT MET



N/A


FUTURE WORK/APPLICATIONS

In this lab we use debouncing switch circuit with SPDT switch to act our input for our counters. We also use flip-flops and implement them to create our counter. This understanding of these circuit designs leads to further implementation such as more complex state machines and counters that are even more complex.

PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)


Bouncing SPST Circuit






The clocks that would occur would be the number of times it bounced. In this case it bounced 5 times total so it would be 5 clocks assuming forward.

Debounce SPDT Circuit






This switch would only bounce once, so only one clock is recorded.

2-bit Counter

2 bit Counter



0, 2, 3, 1
00 10 11 01

Prev State		Next State							
Q_1	Q_0	Q_1^+	Q_0^+	D_1	D_0	T	J	K	
0	0	1	0	1	0	1	0	x	
0	1	0	0	0	0	0	x	1	
1	0	1	1	1	1	0	1	x	
1	1	0	1	0	1	1	x	0	


$$T = Q_1 Q_0 + \bar{Q}_1 \bar{Q}_0$$

$$J = Q_1$$

$$K = \bar{Q}_1 Q_0$$

$$D_1 = \bar{Q}_0$$

$$D_0 = Q_1$$



Lab 3 Part 1


Name: Connor Dupuis

Class: 12478


Description: 2 bit Counter



Clock is rising,
meaning the count is
increasing.




The counting number in
binary. 0-2-3-1.



3-bit Counter

3 bit Counter



F B
0, 4, 2, 3, 7 0, 7, 3, 2, 4
000 100 010 011 111 000 111 011 010 100

		Prev State			Next State					
F	B	Q ₂	Q ₁	Q ₀	Q ₂ ⁺	Q ₁ ⁺	Q ₀ ⁺	D ₂	D ₁	D ₀
1	0	0	0	0	1	0	0	1	0	0
1	0	0	0	1	x	x	x	x	x	x
1	0	0	1	0	0	1	1	0	1	1
1	0	0	1	1	1	1	1	1	1	1
1	0	1	0	0	0	1	0	0	1	0
1	0	1	0	1	x	x	x	x	x	x
1	0	1	1	0	x	x	x	x	x	x
1	0	1	1	1	0	0	0	0	0	x
0	1	0	0	0	1	1	1	1	1	1
0	1	0	0	1	x	x	x	x	x	x
0	1	0	1	0	1	0	0	1	0	0
0	1	0	1	1	0	1	0	0	1	0
0	1	1	0	0	0	0	0	0	0	0
0	1	1	0	1	x	x	x	x	x	x
0	1	1	1	0	x	x	x	x	x	x
0	1	1	1	1	0	1	1	0	1	1
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	x	x	x	x	x	x
0	0	0	1	0	0	1	0	0	1	0
0	0	0	1	1	0	1	1	0	1	1
0	0	1	0	0	1	0	0	1	0	0
0	0	1	0	1	x	x	x	x	x	x
0	0	1	1	0	x	x	x	x	x	x
0	0	1	1	1	1	1	1	1	1	1

F = 0					F = 1				
D ₂					D ₂				
Q ₂ \ BQ ₂	00	01	11	10	Q ₂ \ BQ ₂	00	01	11	10
00	0	x	0	0	00	1	x	1	0
01	1	x	1	x	01	0	x	0	x
11	0	x	0	x	11	x	x	x	x
10	1	x	0	1	10	x	x	x	x

D ₁					D ₁				
Q ₁ \ BQ ₁	00	01	11	10	Q ₁ \ BQ ₁	00	01	11	10
00	0	0	1	1	00	0	x	1	1
01	0	0	1	1	01	1	x	0	x
11	0	x	1	x	11	x	x	x	x
10	1	x	1	0	10	x	x	x	x

D ₀					D ₀				
Q ₀ \ BQ ₀	00	01	11	10	Q ₀ \ BQ ₀	00	01	11	10
00	0	1	1	0	00	0	x	1	1
01	0	1	1	0	01	0	x	0	x
11	0	x	1	x	11	x	x	x	x
10	1	x	0	0	10	x	x	x	x

S _P					S _P				
Q ₂ \ BQ ₂	00	01	11	10	Q ₂ \ BQ ₂	00	01	11	10
00	0	0	0	0	00	0	0	0	0
01	0	0	0	0	01	0	0	0	0
11	0	0	0	0	11	x	x	x	x
10	0	0	1	0	10	x	x	x	x

$$D_2 = \overline{F}\overline{B}Q_2 + \overline{F}B\overline{Q}_2\overline{Q}_0 + \overline{F}B\overline{Q}_2Q_1 + \overline{F}B\overline{Q}_2Q_0$$


$$D_1 = \overline{F}B\overline{Q}_2\overline{Q}_1 + \overline{F}Q_1Q_0 + FQ_1\overline{Q}_1 + F\overline{B}\overline{Q}_2Q_1 + \overline{F}\overline{B}Q_1$$

$$D_0 = \overline{F}\overline{B}Q_0 + B\overline{Q}_2\overline{Q}_1 + BQ_2Q_1 + F\overline{B}\overline{Q}_2Q_1$$

$$S_P = Q_1B\overline{Q}_2Q_0 + FQ_2Q_1Q_0$$


Lab 3 Report: A Debounced Switch and Counters

Lab 3 Part 1
Name: Connor Dupuis
Class: 12478
Description: 3 bit Counter



Clock is rising, meaning the count is increasing.

Special, active low only turns on when F is true at 111, and when B is true at 011.



2-bit Counter T and JK Redesign



Lab 3 Part 3

Name: Connor Dupuis

Class: 12478

PI Name: Kevin Lovell

Description: 2 bit counter with T and JK flip flops



Clock is rising,
meaning the count is
increasing.

The counting number in
binary. 0-2-3-1.