
Files
*.GTO - Top Overlay
*.GTP - Top Paste
*.GTP - Top Paste
*.GTS - Top Solder
*.GTL - L1
*.G1 - L2 (GND)
*.G2 - L3
*.GBL - L4
*.GBS - Bottom Solder
*.GBP - Bottom Paste
*.GBO - Bottom Overlay
*.GM1 - Board Outline
*.GM12 - Fab Notes
*.GD1 - Drill Drawing
*.GG1 - Drill Drawing
*.GG1 - Drill Orawing
Layer Stack Table
Layer Stack Table
1.6T 4L (50, 90, 100, 120)_0.2w.xlsx



ALL ARTWORK VIEWED FROM TOP SIDE	PRJ TITLE = Core_nRF52840_PCB	REV = A
LAYER NAME = Fab Notes	PRJ # = None	DRAWN BY
CONTACT = kimjw187@gmail.com	GENERATED = 2023-01-24 00:35:53	JW

BOARD INFORMATION

Minimum Track: 150um Minimum Gap: 100um

Minimum Through Hole VIA: 0.20mm (drill). Drilling: L1-L4

- 1. REMOVE ALL NON-FUNCTIONAL INNER LAYER PADS.
- 2. THIS BOARD CONTAINS IMPEDANCE CONTROLLED TRACKS, TRACK AND GAP SIZES ARE AS FOLLOWS:

TYPE;	Impedance;	Layer (Reference);	Width (um);	Gap (um);
SE;	50 ohm;	L1(L2), L4(L3);	200;	
DIFF;	90 ohm;	L1(L2), L4(L3);	180;	170;

- 3. FINISHED PANEL THICKNESS IS NOT CRITICAL: TO BE APPROXIMATELY 1.6mm
- 4. SURFACE FINISH: Immersion Gold (ENIG)
- 5. SOLDER RESIST: APPLY TO BOTH SIDES COLOR MATT BLACK
- 6. COMPONENT IDENT: COLOR TO BE WHITE
- 7. PANEL BY PCB MANUFACTURER
- 8. VIA MARKED IN (Filling) LAYER SHOULD BE VIA FILLING BY IPC-4761 (Type V Via)