
Files
\*.GTO - Top Overlay
\*.GTP - Top Paste
\*.GTS - Top Solder
\*.GTL - L1
\*.GTL - L2
\*.GSL - L3
\*.GBL - L4
\*.GBS - Bottom Solder
\*.GBP - Bottom Paste
\*.GBO - Bottom Overlay
\*.GM1 - Board Outline
\*.GM12 - Fab Notes
\*.GM12 - Fab Notes
\*.GM12 - Fal Notes

Layer Stack Table: JLC3313



ALL ARTWORK VIEWED FROM TOP SIDE	PRJ TITLE = Core_STM32G4_JLC_PCB	REV = A
LAYER NAME = Fab Notes	PRJ # = None	DRAWN BY
CONTACT = john.kim@libmcu.org	GENERATED = 2023-02-12 18:50:52	JW

## BOARD INFORMATION

Minimum Track: 146um Minimum Gap: 100um

Minimum Through Hole VIA: 0.20mm (drill). Drilling: L1-L4

- 1. REMOVE ALL NON-FUNCTIONAL INNER LAYER PADS.
- 2. THIS BOARD CONTAINS IMPEDANCE CONTROLLED TRACKS. TRACK AND GAP SIZES ARE AS FOLLOWS:

- 3. FINISHED PANEL THICKNESS IS NOT CRITICAL: TO BE APPROXIMATELY 1.6mm
- 4. SURFACE FINISH: Immersion Gold (ENIG)
- 5. SOLDER RESIST: APPLY TO BOTH SIDES COLOR MATT BLACK
- 6. COMPONENT IDENT: COLOR TO BE WHITE
- 7. PANEL BY PCB MANUFACTURER