

# W6300

## Hardwired Dual TCP/IP Stack Controller

V1.0.0





https://wiznet.io/



### W6300

W6300 is a Hardwired Internet Controller that supports Quad SPI, a high-speed synchronous interface that can maximize 100Mbps Ethernet communication speed, based on WIZnet's Hardware TCP/IP technology that supports IPv4/IPv6 Dual Stack. W6300 is an Embedded Internet one chip controller that supports TCP/IP such as TCP, UDP, IPv6, IPv4, ICMPv6, ICMPv4, IGMP, ARP, PPPoE, as well as 10 Base-T/ 10 Base-Te/ 100 Base-TX Ethernet PHY and Ethernet MAC Controller, suitable for the high-speed IoT device applications.

W6300 provides 8 independent hardware sockets, and users can allocate 64KB memory (TX 32KB, RX 32KB) for Ethernet transmission and reception from 0KB up to 32KB to each socket. In addition, various commands are provided to use ARP, PINGv4, and PINGv6 without using the socket, and users can easily implement IPv6 auto-configuration.

The Target HOST Interface of W6300 is composed of Quad SPI and Parallel System BUS, and in the case of Quad SPI, it provides Single/Dual/Quad Mode. Finally, the W6300 is available in two types of 48 EPAD-LQFP and 48 QFN lead-free packages for low-power designs with features such as Wake On LAN (WOL) and Ethernet PHY Power Down Mode.



### **Features**

- Supports hardwired TCP/IP protocols
  - : TCP, UDP, IPv6, IPv4, ICMPv6, ICMPv4, IGMP, MLDv1, ARP, PPPoE
- Supports IPv4/IPv6 dual stack
- Supports 8 independent SOCKETs simultaneously with 32KB memory
- Supports SOCKET-less commands
  - : ARP, ICMPv6 (ARP, DAD, NA, RS) command for IPv6 auto-configuration & network monitoring (PING, PING6)
- Supports Ethernet PHY power down mode & system clock switching for power save
- Supports wake on LAN over UDP
- Supports serial & parallel HOST interface
  - : High speed SPI (MODE 0/3), system BUS with 2 address signals & 8bit data
- Internal 32Kbytes memory for TX/ RX Buffers
- 10BaseT/ 10BaseTe / 100BaseTX Ethernet PHY integrated
- Supports auto negotiation (full/half duplex, 10 and 100-based)
- Supports auto-MDIX only on auto-negotiation mode
- Does not support IP fragmentation & jumbo packet
- 3V operation with 5V I/O signal tolerance
- Network indicator LEDs (full/half duplex, link, 10/100 speed, active)
- 48 Pin EPAD-LQFP & QFN lead-free package (7x7mm, 0.5mm pitch)

### **Target Applications**

W6300 can be used in various applications.

- Home network devices: set-top boxes, PVRs, digital media adapters
- Serial-to-Ethernet: access control, LED display, wireless AP relay
- Parallel-to-Ethernet: POS / mini printers, copy machine
- USB-to-Ethernet: storage devices, network printers
- GPIO-to-Ethernet: Home network sensors
- Security systems: DVR, network cameras, kiosks
- Factory & home automation
- Medical monitoring equipment
- Embedded servers
- Internet of Thing (IoT) devices
- IoT cloud devices
- Etc



## **Block Diagram**




Figure 1 Block Diagram



## Contents

1. PIN Description	2				
1.1 PIN Description					
2. Memory Map	7				
3. W6300 Registers	9				
3.1 Common Register	19				
3.2 SOCKET Register	25				
4. Register Descriptions 2	27				
4.1 Common Registers	28				
4.1.1 Major CIDRO,1 (Major Chip Identification Register)	28				
4.1.2 Minor CIDR2 (Minor Chip Identification Register)	28				
4.1.3 SYSR (System Status Register)	28				
4.1.4 SYCR0 (System Config Register 0)	<u> 2</u> 9				
4.1.5 SYCR1 (System Config Register 1)	30				
4.1.6 TCNTR (Tick Counter Register)	30				
4.1.7 TCNTRCLR (TCNTR Clear Register)	30				
4.1.8 IR (Interrupt Register)	30				
4.1.9 SIR (SOCKET Interrupt Register)	31				
4.1.10 SLIR (SOCKET-less Interrupt Register)	32				
4.1.11 IMR (Interrupt Mask Register)	33				
4.1.12 IRCLR (IR Clear Register)	33				
4.1.13 SIMR (SOCKET Interrupt Mask Register)					
, ,	34				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)					
	34				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)	34 35				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)	34 35 35				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)	34 35 35 36				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)	34 35 35 36 37				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register)	34 35 36 37				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) 4.1.15 SLIRCLR (SLIR Clear Register) 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) 4.1.17 SLCR (SOCKET-less Command Register) 4.1.18 PHYSR (PHY Status Register) 4.1.19 PHYRAR (PHY Register Address Register)	34 35 35 36 37 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) 4.1.15 SLIRCLR (SLIR Clear Register) 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) 4.1.17 SLCR (SOCKET-less Command Register) 4.1.18 PHYSR (PHY Status Register) 4.1.19 PHYRAR (PHY Register Address Register) 4.1.20 PHYDIR (PHY Data Input Register)	34 35 35 36 37 37 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register). 4.1.15 SLIRCLR (SLIR Clear Register). 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register). 4.1.17 SLCR (SOCKET-less Command Register). 4.1.18 PHYSR (PHY Status Register). 4.1.19 PHYRAR (PHY Register Address Register). 4.1.20 PHYDIR (PHY Data Input Register). 4.1.21 PHYDOR (PHY Data Output Register).	34 35 36 37 37 38 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register). 4.1.15 SLIRCLR (SLIR Clear Register). 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register). 4.1.17 SLCR (SOCKET-less Command Register). 4.1.18 PHYSR (PHY Status Register). 4.1.19 PHYRAR (PHY Register Address Register). 4.1.20 PHYDIR (PHY Data Input Register). 4.1.21 PHYDOR (PHY Data Output Register). 4.1.22 PHYACR (PHY Access Control Register).	34 35 36 37 37 38 38 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) 4.1.15 SLIRCLR (SLIR Clear Register) 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) 4.1.17 SLCR (SOCKET-less Command Register) 4.1.18 PHYSR (PHY Status Register) 4.1.19 PHYRAR (PHY Register Address Register) 4.1.20 PHYDIR (PHY Data Input Register) 4.1.21 PHYDOR (PHY Data Output Register) 4.1.22 PHYACR (PHY Access Control Register) 4.1.23 PHYDIVR (PHY Division Register)	34 35 36 37 38 38 38 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register). 4.1.15 SLIRCLR (SLIR Clear Register). 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register). 4.1.17 SLCR (SOCKET-less Command Register). 4.1.18 PHYSR (PHY Status Register). 4.1.19 PHYRAR (PHY Register Address Register). 4.1.20 PHYDIR (PHY Data Input Register). 4.1.21 PHYDOR (PHY Data Output Register). 4.1.22 PHYACR (PHY Access Control Register). 4.1.23 PHYDIVR (PHY Division Register). 4.1.24 PHYCRO (PHY Control Register 0).	34 35 35 36 37 38 38 38 38				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) 4.1.15 SLIRCLR (SLIR Clear Register) 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) 4.1.17 SLCR (SOCKET-less Command Register) 4.1.18 PHYSR (PHY Status Register) 4.1.19 PHYRAR (PHY Register Address Register) 4.1.20 PHYDIR (PHY Data Input Register) 4.1.21 PHYDOR (PHY Data Output Register) 4.1.22 PHYACR (PHY Access Control Register) 4.1.23 PHYDIVR (PHY Division Register) 4.1.24 PHYCRO (PHY Control Register 0) 4.1.25 PHYCR1 (PHY Control Register 1)	34 35 35 36 37 38 38 38 38 39				
4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) 4.1.15 SLIRCLR (SLIR Clear Register) 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) 4.1.17 SLCR (SOCKET-less Command Register) 4.1.18 PHYSR (PHY Status Register) 4.1.19 PHYRAR (PHY Register Address Register) 4.1.20 PHYDIR (PHY Data Input Register) 4.1.21 PHYDOR (PHY Data Output Register) 4.1.22 PHYACR (PHY Access Control Register) 4.1.23 PHYDIVR (PHY Division Register) 4.1.24 PHYCRO (PHY Control Register 0) 4.1.25 PHYCR1 (PHY Control Register 1) 4.1.26 NET4MR (Network IPv4 Mode Register)	34 35 35 36 37 38 38 38 38 39 40				



	4.1.30 PTMR (PPP Link Control Protocol Request Timer Register)	. 43
	4.1.31 PMNR (PPP Link Control Protocol Magic number Register)	44
	4.1.32 PHAR (PPPoE Server Hardware Address Register on PPPoE)	44
	4.1.33 PSIDR (PPPoE Session ID Register on PPPoE)	.44
	4.1.34 PMRUR (PPPoE Maximum Receive Unit Register)	44
	4.1.35 SHAR (Source Hardware Address Register)	45
	4.1.36 GAR (Gateway IP Address Register)	45
	4.1.37 SUBR (Subnet Mask Register)	45
	4.1.38 SIPR (IPv4 Source Address Register)	45
	4.1.39 LLAR (Link Local Address Register)	46
	4.1.40 GUAR (Global Unicast Address Register)	46
	4.1.41 SUB6R (IPv6 Subnet Prefix Register)	46
	4.1.42 GA6R (IPv6 Gateway Address Register)	47
	4.1.43 SLDIP6R (SOCKET-less Destination IPv6 Address Register)	47
	4.1.44 SLDIPR (SOCKET-less Destination IPv4 Address Register)	48
	4.1.45 SLDHAR (SOCKET-less Destination Hardware Address Register)	48
	4.1.46 PINGIDR (PING ID Register)	48
	4.1.47 PINGSEQR (PING Sequence-number Register)	48
	4.1.48 UIPR (Unreachable IP Address Register)	49
	4.1.49 UPORTR (Unreachable Port Register)	49
	4.1.50 UIP6R (Unreachable IPv6 Address Register)	49
	4.1.51 UPORT6R (Unreachable IPv6 Port Register)	49
	4.1.52 INTPTMR (Interrupt Pending Time Register)	50
	4.1.53 PLR (Prefix Length Register)	50
	4.1.54 PFR (Prefix Flag Register)	50
	4.1.55 VLTR (Valid Life Time Register)	50
	4.1.56 PLTR (Preferred Life Time Register)	. 51
	4.1.57 PAR (Prefix Address Register)	.51
	4.1.58 ICMP6BLKR (ICMPv6 Block Register)	. 51
	4.1.59 CHPLCKR (Chip Lock Register)	52
	4.1.60 NETLCKR (Network Lock Register)	52
	4.1.61 PHYLCKR (PHY Lock Register)	52
	4.1.62 RTR (Retransmission Time Register)	.53
	4.1.63 RCR (Retransmission Count Register)	.53
	4.1.64 SLRTR (SOCKET-less Retransmission Time Register)	53
	4.1.65 SLRCR (SOCKET-less Retransmission Count Register)	53
	4.1.66 SLHOPR (Hop limit Register)	54
4.2	SOCKET Register	. 55
	4.2.1 Sn_MR (SOCKET n Mode Register)	. 55



		4.2.2 Sn_PSR (SOCKET n Prefer Source IPv6 Address Register)	57
		4.2.3 Sn_CR (SOCKET n Command Register)	57
		4.2.4 Sn_IR (SOCKET n Interrupt Register)	60
		4.2.5 Sn_IMR (SOCKET n Interrupt Mask Register)	60
		4.2.6 Sn_IRCLR (Sn_IR Clear Register)	61
		4.2.7 Sn_SR (SOCKET n Status Register)	61
		4.2.8 Sn_ESR (SOCKET n Extension Status Register)	62
		4.2.9 Sn_PNR (SOCKET n IP Protocol Number Register)	63
		4.2.10 Sn_TOSR (SOCKET n IP Type of Service Register)	63
		4.2.11 Sn_TTLR (SOCKET n IP Time To Live Register)	63
		4.2.12 Sn_FRGR (SOCKET n Fragment Offset in IP Header Register)	63
		4.2.13 Sn_MSSR (SOCKET n Maximum Segment Size Register)	64
		4.2.14 Sn_PORTR (SOCKET n Source Port Register)	64
		4.2.15 Sn_DHAR (SOCKET n Destination Hardware Address Register)	65
		4.2.16 Sn_DIPR (SOCKET n Destination IPv4 Address Register)	65
		4.2.17 Sn_DIP6R (SOCKET n Destination IPv6 Address Register)	65
		4.2.18 Sn_DPORTR (SOCKET n Destination Port Register)	66
		4.2.19 Sn_MR2 (SOCKET n Mode register 2)	67
		4.2.20 Sn_RTR (SOCKET n Retransmission Time Register)	68
		4.2.21 Sn_RCR (SOCKET n Retransmission Count Register)	68
		4.2.22 Sn_KPALVTR (SOCKET n Keep Alive Time Register)	68
		4.2.23 Sn_TX_BSR (SOCKET n TX Buffer Size Register)	68
		4.2.24 Sn_TX_FSR (SOCKET n TX Free Buffer Size Register)	69
		4.2.25 Sn_TX_RD (SOCKET n TX Read Pointer Register)	69
		4.2.26 Sn_TX_WR (SOCKET n TX Write Pointer Register)	69
		4.2.27 Sn_RX_BSR (SOCKET n RX Buffer Size Register)	70
		4.2.28 Sn_RX_RSR (SOCKET n RX Received Size Register)	70
		4.2.29 Sn_RX_RD (SOCKET n RX Read Pointer Register)	71
		4.2.30 Sn_RX_WR (SOCKET n RX Write Pointer Register)	71
5.	HOS	ST Interface Mode	72
	5.1	QSPI Mode	72
		5.1.1 QSPI Frame	73
	5.2	Parallel BUS Mode	77
		5.2.1 Parallel BUS Data Write	79
		5.2.2 Parallel BUS Data Read	79
6.	Vers	sion Description	80
	6.1	Major and minor version structure	80
	6.2	How to read the Full chip version in software	80
7.	Fun	nctional Description	81



7.1	Initialization81
	7.1.1 Network Information Setting
	7.1.2 SOCKET TX/RX Buffer Size Setting82
7.2	TCP83
	7.2.1 TCP SERVER84
	7.2.2 TCP CLIENT91
	7.2.3 TCP DUAL92
	7.2.4 Other Functions
7.3	UDP96
	7.3.1 UDP Unicast96
	7.3.2 UDP Broadcast
	7.3.3 UDP Multicast
	7.3.4 UDP DUAL
	7.3.5 Other Functions
7.4	IPRAW
	7.4.1 Other Functions
7.5	MACRAW
7.6	SOCKET-less Command (SLCR)
	7.6.1 ARP115
	7.6.2 PING
	7.6.3 ARP6 (ND, Neighbor Discovery)
	7.6.4 PING6 (ICMPv6 Echo)
	7.6.5 DAD (Duplicate Address Detection)
	7.6.6 RS (Router Solicitation)
	7.6.7 Unsolicited NA(Neighbor Advertisement)
7.7	Retransmission
	7.7.1 ARP & PING & ND Retransmission
	7.7.2 TCP Retransmission
7.8	Others Functions
	7.8.1 Ethernet PHY Operation Mode Configuration
	7.8.2 Ethernet PHY Parallel Detection
	7.8.3 Ethernet PHY Auto MDIX
	7.8.4 Ethernet PHY Power Down Mode
	7.8.5 Ethernet PHY's Registers Control
	7.8.6 Ethernet PHY 10BASE-Te Mode
8. Cloc	ck & Transformer Requirements136
8.1	Quartz Crystal Requirements
8.2	Oscillator requirements
8.3	Transformer Characteristics



8.3.1 MDIX							
9. Elect	rical Specification138						
9.1	Absolute Maximum ratings						
9.2	DC Characteristics						
9.3	AC Characteristics						
9.3.1 Reset Timing							
9.3.2 BUS ACCESS TIMING							
9.3.3 SPI ACCESS TIMING							
10.	Package Information						
10.1	48LQFP (EPAD)						
10.2	48QFN						
11.	Document Revision History146						



## List of Figures

Figure 1 Block Diagram
Figure 2 W6300 Pin Layout
Figure 3 W6300 Memory Map
Figure 4 State Diagram
Figure 5 Quad SPI mode (QD0,1,2,3 pins are bidirectional)
Figure 6 Dual SPI mode (QD0, QD1 pins are bidirectional)
Figure 7 Single SPI mode (QDO, QD1 pins operated as MOSI, MISO)
Figure 8 SPI Mode 0 & Mode 3
Figure 9 Quad SPI Frame Format
Figure 10 Dual SPI Frame Format
Figure 11 Single SPI Frame Format
Figure 12 HOST Interface in Parallel BUS Mode
Figure 13 Parallel BUS N-Bytes Data Write Access
Figure 14 Parallel Mode Continuous Read Access
Figure 15 TCP SERVER and TCP CLIENT
Figure 16 TCP SERVER Operation Flow
Figure 17 TCP CLIENT Operation Flow
Figure 18 UDP Operation Flow
Figure 19 Received DATA in UDP Mode SOCKET RX Buffer Block
Figure 20 IPv6 Multicast-Group Address Format
Figure 21 IPRAW Operation Flow
Figure 22 Received DATA in IPRAW4 Mode SOCKET RX Buffer Block
Figure 23 Received DATA in IPRAW6 Mode SOCKET RX Buffer Block
Figure 24 MACRAW Operation Flow
Figure 25 Received DATA Format in MACRAW
Figure 26 SOCKET-less Command Operation Flow
Figure 27 DAD Operation Flow
Figure 28 RS Operation Flow
Figure 29 Unsolicited NA Operation Flow
Figure 30 MDC/MDIO Write Control Flow
Figure 31 MDC/MDIO Read Control Flow
Figure 32 Quartz Crystal Model
Figure 33 Transformer Type
Figure 34 Reset Timing
Figure 35 BUS Read Timing
Figure 36 BUS Write Timing
Figure 37 QSPI Write Access Timing



	Figure 38 QSPI Read Access Timing	142
	Figure 39 48LQFP (EPAD) Dimension	143
	Figure 40 48QFN Dimension	144
List	of Tables	
	Table 1 Pin Type Notation	12
	Table 2 PIN Description	13
	Table 3 Parallel Mode Address Value	78
	Table 4 Parameter Description in PACKET INFO	97
	Table 5 Parameters of Flags in IPv6 Multicast Address	102
	Table 6 Definition of Scope in IPv6 Multicast Address	102
	Table 7 Internet Protocol supported in IPRAW Mode	107
	Table 8 parameters of 'PACKET INFO' in IPRAW4 Mode	109
	Table 9 parameters of 'PACKET INFO' in IPRAW6 Mode	110
	Table 10 Quartz Crystal	136
	Table 11 Crystal Recommendation Characteristics	137
	Table 12 Oscillator Characteristics	137
	Table 13 Transformer Characteristics	137
	Table 14 Absolute Maximum ratings	138
	Table 15 DC Characteristics	139
	Table 16 Reset Table	140
	Table 17 BUS Read Timing	141
	Table 18 BUS Write timing	142
	Table 19 SPI Access Timing	142
	Table 20 LQFP48 VARIATIONS (ALL DEMINSIONS SHOWN IN MM)	143
	Table 21 QFN48 VARIATIONS (ALL DEMINSIONS SHOWN IN MM)	145



### 1. PIN Description




Figure 2 W6300 Pin Layout

Table 1 Pin Type Notation

Туре	Description
I	Input
0	Output
М	Alternate (Multi-function) Signal
U	Internal pulled-up 75K $\Omega$ resistor
D	Internal pulled-down 75K $\Omega$ resistor
Α	Analog
Р	Power & Ground



## 1.1 PIN Description

Table 2 PIN Description

4 RXIN AI Differential Received Signal Pair Receives data from the media through the RXIP/RXIN differential pair in MDI mode.  6 GNDA AP Analog Ground  7 3V3A AP Analog 3.3V Power  8 REST_BG AO Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  9 1V2D P Must be supplied by the voltage source of 1V2O (Pin 13)  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK).	PIN#	Symbol	Туре	Description	
2 TXOP AO differential pair in MDI mode.  3 1V2A AP Must be supplied by the voltage source of 1V2O (Pin 13 4 RXIN AI Differential Received Signal Pair 5 RXIP AI Receives data from the media through the RXIP/RXIN differential pair in MDI mode. 6 GNDA AP Analog Ground 7 3V3A AP Analog 3.3V Power  8 REST_BG AO Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor. 9 1V2D P Must be supplied by the voltage source of 1V2O (Pin 13 10 3V3D P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13 11 XSCI AI System clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz	1	TXON	AO	Differential Transmitted Signal Pair	
Analog 1.2V Power  Must be supplied by the voltage source of 1V2O (Pin 13  4 RXIN AI Differential Received Signal Pair  Receives data from the media through the RXIP/RXIN differential pair in MDI mode.  6 GNDA AP Analog Ground  7 3V3A AP Analog 3.3V Power  Off-chip Bias Resister  Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  9 1V2D P Digital 1.2V Power  Must be supplied by the voltage source of 1V2O (Pin 13)  10 3V3D P Digital 3.3V Power  25MHz Clock  Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK).  W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz  In low frequency mode, SYS_CLK is 25MHz	2	ТХОР	AO	•	
3 1V2A AP  Must be supplied by the voltage source of 1V2O (Pin 13  4 RXIN AI  5 RXIP AI  6 GNDA AP Analog Ground  7 3V3A AP Analog 3.3V Power  8 REST_BG AO  9 1V2D P  10 3V3D P Digital 1.2V Power  Must be supplied by the voltage source of 1V2O (Pin 13  10 3V3D P Digital 3.3V Power  25MHz Clock  Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK).  W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz  In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @					
Receives data from the media through the RXIP/RXIN differential pair in MDI mode.  Analog Ground  Analog Ground  Analog 3.3V Power  Off-chip Bias Resister  Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  Digital 1.2V Power  Must be supplied by the voltage source of 1V2O (Pin 13 3 3 3 4 2 2 5 3 3 3 4 2 5 3 4 3 4 4 4 3 4 4 4 4 4 4 4 4 4 4 4 4	3	1V2A	AP	Must be supplied by the voltage source of 1V2O (Pin 13).	
5 RXIP AI differential pair in MDI mode. 6 GNDA AP Analog Ground 7 3V3A AP Analog 3.3V Power 8 REST_BG AO Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor. 9 1V2D P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13) 10 3V3D P Digital 3.3V Power 25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK. In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @	4	RXIN	Al	Differential Received Signal Pair	
6 GNDA AP Analog Ground  7 3V3A AP Analog 3.3V Power  8 REST_BG AO Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  9 1V2D P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13 10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK).  W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @		DVID	Al	Receives data from the media through the RXIP/RXIN	
7 3V3A AP Analog 3.3V Power  Off-chip Bias Resister  Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13)  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @		KAIP	AI	differential pair in MDI mode.	
Off-chip Bias Resister  Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13)  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  22 XSCO AO *CAUTION: If an oscillator is used, it must be 25MHz @	6	GNDA	AP	Analog Ground	
8 REST_BG AO Must be connected to Analog Ground via a 12.3kΩ ±1% external resistor.  9 1V2D P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13) 10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  22 XSCO AO *CAUTION: If an oscillator is used, it must be 25MHz @	7	3V3A	AP	Analog 3.3V Power	
external resistor.  P Digital 1.2V Power Must be supplied by the voltage source of 1V2O (Pin 13)  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @				Off-chip Bias Resister	
9 1V2D P Must be supplied by the voltage source of 1V2O (Pin 13  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  2 XSCO AO *CAUTION: If an oscillator is used, it must be 25MHz @	8	REST_BG	AO	Must be connected to Analog Ground via a 12.3k $\Omega$ ±1%	
9 1V2D P Must be supplied by the voltage source of 1V2O (Pin 13 10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  * CAUTION: If an oscillator is used, it must be 25MHz @				external resistor.	
Must be supplied by the voltage source of 1V2O (Pin 13  10 3V3D P Digital 3.3V Power  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  2 XSCO AO *CAUTION: If an oscillator is used, it must be 25MHz @	9	1V2D	D	Digital 1.2V Power	
25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  25MHz Clock Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK). W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.		.,25	·	Must be supplied by the voltage source of 1V2O (Pin 13).	
Connect a 25MHz crystal or oscillator for the internal system clock (SYS_CLK).  W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz  In low frequency mode, SYS_CLK is 25MHz  XSCO  AO *CAUTION: If an oscillator is used, it must be 25MHz @	10	3V3D	Р	Digital 3.3V Power	
11 XSCI AI system clock (SYS_CLK).  W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz  In low frequency mode, SYS_CLK is 25MHz  12 XSCO AO * CAUTION: If an oscillator is used, it must be 25MHz @				25MHz Clock	
W6300 converts this to 25MHz or 150MHz and uses it as SYS_CLK.  In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  XSCO  AO *CAUTION: If an oscillator is used, it must be 25MHz @		XSCI			Connect a 25MHz crystal or oscillator for the internal
In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  XSCO  AO *CAUTION: If an oscillator is used, it must be 25MHz @	11		XSCI AI	system clock (SYS_CLK).	
In normal mode, SYS_CLK is 150MHz In low frequency mode, SYS_CLK is 25MHz  XSCO  * CAUTION: If an oscillator is used, it must be 25MHz @				W6300 converts this to 25MHz or 150MHz and uses it as	
In low frequency mode, SYS_CLK is 25MHz  XSCO AO * CAUTION: If an oscillator is used, it must be 25MHz @				SYS_CLK.	
In low frequency mode, SYS_CLK is 25MHz  XSCO  AO *CAUTION: If an oscillator is used, it must be 25MHz @					
In low frequency mode, SYS_CLK is 25MHz  XSCO  AO *CAUTION: If an oscillator is used, it must be 25MHz @				In normal mode, SYS_CLK is 150MHz	
12 XSCO AO * CAUTION: If an oscillator is used, it must be 25MHz @				, –	
XSCO AO * CAUTION: If an oscillator is used, it must be 25MHz @				in tow frequency mode, 515_cerk is 25/mil2	
CAOTION. II all oscillator is used, it must be 25mile @	12	XSCO	XSCO AO	* CAUTION. If an assillator is used it must be 25MHz @	
1.24 Only ASCI should be connected, ASCO must remain				,	
unconnected (floating).				·	
anconnected (nodenig).					
ref) <u>Crystal Selection Guide</u> , (same as W5100S)				ref) <u>Crystal Selection Guide</u> , (same as W5100S)	
13 1V2O PO Internal Regulator 1.2V Power Output	13	1V2O	РО	Internal Regulator 1.2V Power Output	



internal regulator (up to 150 mA).  It must be externally routed to both 1V2A (analog) and 1V2D (digital) power inputs through proper decoupling and filtering circuits.  In the reference design, it is recommended to use 0.1 µF and 1 µF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300 ref schematic  *CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  AP Analog 3.3 V Power  Must be supplied by 1V2O (Pin 13).  AP Analog Ground  Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED  Valid only in QSPI or Parallel Bus Mode.				This pin outputs a 1.2V power generated by the W6300's
1V2D (digital) power inputs through proper decoupling and filtering circuits.  In the reference design, it is recommended to use 0.1 μF and 1 μF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300 ref-schematic  *CAUTION : This output is intended for use only by the W6300 itself. Do not use it to power external devices.  AP Analog 3.3V Power  15 GNDA AP Analog Ground  Analog 1.2V Power Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low : Link up High : Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low : 100Mbps High : 10Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low : Full-Duplex High : Half-Duplex High : Half-Duplex Link Activity LED				internal regulator (up to 150 mA).
and filtering circuits.  In the reference design, it is recommended to use 0.1 µF and 1 µF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300 ref schematic  *CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  AP Analog 3.3V Power  Must De supplied by 1V20 (Pin 13).  AP Analog Ground  AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V20 (Pin 13).  Link Status LED  19 LNKn OU Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				It must be externally routed to both 1V2A (analog) and
In the reference design, it is recommended to use 0.1 µF and 1 µF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300 ref-schematic  * CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power 15 GNDA AP Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  19 LNKn OU  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				1V2D (digital) power inputs through proper decoupling
and 1 µF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300_ref-schematic  *CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power  15 GNDA AP Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				and filtering circuits.
and 1 µF capacitors for stabilization, and ferrite beads (e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300_ref-schematic  *CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power  15 GNDA AP Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				
(e.g., HH-1M1608-121JT) to isolate analog and digital domains.  ref) W6300 ref-schematic  *CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power  15 GNDA AP Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  19 LNKN OU Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				In the reference design, it is recommended to use 0.1 µF
domains.  ref) W6300 ref-schematic  * CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power  15 GNDA AP Analog Ground  16 1V2A AP Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				and 1 µF capacitors for stabilization, and ferrite beads
ref) W6300_ref-schematic  * CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power  15 GNDA AP Analog Ground  16 1V2A AP Analog Ground  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				(e.g., HH-1M1608-121JT) to isolate analog and digital
* CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power 15 GNDA AP Analog Ground 16 1V2A AP Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				domains.
* CAUTION: This output is intended for use only by the W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power 15 GNDA AP Analog Ground 16 1V2A AP Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				ref) W6300_ref-schematic
W6300 itself. Do not use it to power external devices.  14 3V3A AP Analog 3.3V Power 15 GNDA AP Analog Ground  16 1V2A AP Analog 1.2V Power Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				
14 3V3A AP Analog 3.3V Power 15 GNDA AP Analog Ground  16 1V2A AP Analog 1.2V Power Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				* CAUTION: This output is intended for use only by the
15 GNDA AP Analog Ground  16 1V2A AP Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				W6300 itself. Do not use it to power external devices.
Analog 1.2V Power Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED	14	3V3A	AP	Analog 3.3V Power
16 1V2A AP Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED	15	GNDA	AP	Analog Ground
Must be supplied by 1V2O (Pin 13).  17 GNDA AP Analog Ground  18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED	16	1V2A	AP	Analog 1.2V Power
18 1V2D P Digital 1.2V Power Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode. Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED		1727	Ai	
18 1V2D P Must be supplied by 1V2O (Pin 13).  Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex High: Half-Duplex  Link Activity LED	17	GNDA	AP	
Link Status LED  Valid only in QSPI or Parallel Bus Mode.  Low: Link up  High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED	18	1V2D	Р	_
Valid only in QSPI or Parallel Bus Mode.  Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				
19 LNKn OU Low: Link up High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED				
High: Link down  Link Speed LED  Valid only in QSPI or Parallel Bus Mode. Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex Link Activity LED	19	LNKn	OU	, -
Link Speed LED  Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				•
20 SPDn OU Valid only in QSPI or Parallel Bus Mode.  Low: 100Mbps  High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				
20 SPDn OU Low: 100Mbps High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode. Low: Full-Duplex High: Half-Duplex  Link Activity LED				Link Speed LED
High: 10Mbps  Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED	20	SPDn	OH	Valid only in QSPI or Parallel Bus Mode.
Link Duplex LED  Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED		3, 511		Low: 100Mbps
Valid only in QSPI or Parallel Bus Mode.  Low: Full-Duplex  High: Half-Duplex  Link Activity LED				High: 10Mbps
21 DPXn OU Low : Full-Duplex High : Half-Duplex  Link Activity LED				Link Duplex LED
Low : Full-Duplex  High : Half-Duplex  Link Activity LED	21	DPXn	PXn OU	Valid only in QSPI or Parallel Bus Mode.
Link Activity LED  22 ACTn OU	2.			Low: Full-Duplex
22 ACTn OU				High: Half-Duplex
	22	ACT-	OI I	Link Activity LED
		ACIII		Valid only in QSPI or Parallel Bus Mode.



			No Flash: Link up state without TX/RX	
			Flash: Link up state with TX/RX	
			High : Link down state	
			Link Collision Detect LED	
23	COLD	OU	Valid only in QSPI or Parallel Bus Mode.	
23	COLn	00	Low : Collision Detected	
			High: No collision	
24	3V3D	Р	Digital 3.3V Power	
25	MOD0	ID	W6300 Mode Selection	
26	MOD1	ID	Interface mode is selected by MOD[3:0]	
27	MOD2	ID	"0000": QSPI Mode	
			"0001": Parallel Bus Mode	
28	MOD3	ID	Others: Reserved	
			W6300 Chip Select	
29	CS	IU	Low: Select	
			High: No select	
			QSPI Clock	
30	SCLK	K ID	Required in QSPI mode.	
30	SCLK		Must be connected to GND or left floating in Parallel Bus	
			mode.	
31	1V2D	Р	Digital 1.2V Power	
			Must be supplied by 1V2O (Pin 13).	
			QSPI Data 0 / Address 0	
32	QD0/ADD R0	IOM	In Single SPI Mode: MOSI	
		R0	Juan Qua mous i Juan	In Dual/Quad Mode: Data bit 0
			In Parallel Bus Mode: Address bit 0	
	004 / 400		QSPI Data 1 / Address 1	
33	QD1/ADD	IOM	In Single SPI Mode: MISO	
	R1		In Dual/Quad Mode: Data bit 1 In Parallel Bus Mode: Address bit 1	
34	QD2/RDn	IOM	QSPI Data 2 / Read Strobe	
JT	QDZ/KDII	עטצ/ אטוו	QDZ/ KDII IOM	In QSPI Mode : Data bit 2 In Parallel Bus Mode : Read strobe signal
			QSPI Data 3 / Write Strobe	
35	QD3/WRn	IOM	In QSPI Mode : Data bit 3	
33	2207 11111	. 5,,,,	In Parallel Bus Mode: Write strobe signal	
	L			



36	3V3D	Р	Digital 3.3V Power
37	DAT0	IOU	
38	DAT1	IOU	
39	DAT2	IOU	8-bits Data Bus
40	DAT3	IOU	In Parallel Bus Mode : Used for data exchange with the
41	DAT4	IOU	host
42	DAT5	IOU	In QSPI Mode : Must be left floating
43	DAT6	IOU	
44	DAT7	IOU	
45	INTn	0	Interrupt Triggered during Ethernet communication events.  Low: Interrupt occurred High: No interruption  Refer to registers: IEN, INTPTMR, IR, SIR, SLIR
46	RSTn	I	Reset Assert Low for at least 1.0µs to initialize. W6300 requires 60.3ms after reset to complete initialization. ref) 9.3.1 Reset Timing  Digital 1.2V Power
47	1V2D	Р	Must be supplied by 1V2O (Pin 13).
48	GNDA	AP	Analog Ground



### 2. Memory Map




Figure 3 W6300 Memory Map

In Figure 3, W6300 consists of the below blocks.

- 1 x Common Register Block, 7 x Reserved Block
- 8 x SOCKET n Register Block
- 8 x SOCKET n TX Buffer Block
- 8 x SOCKET n RX Buffer Block

Each SOCKET n TX Buffer Block ( $0 \le n \le 7$ ) is initially allocated 4KB within the 32KB TX memory. Each block can be reallocated to 0, 1, 2, 4, 8, 16, or 32KB using the Sn\_TX\_BSR register (see section 4.2.23). The total allocated size of all SOCKET n TX Buffer Blocks must not exceed 32KB.



Each SOCKET n RX Buffer Block ( $0 \le n \le 7$ ) is also initially allocated 4KB within the 32KB RX memory. Each block can be reallocated to 0, 1, 2, 4, 8, 16, or 32KB using the Sn\_RX\_BSR register (see section 4.2.27).

The total allocated size of all SOCKET-n RX Buffer Blocks must not exceed 32KB.



## 3. W6300 Registers

## 3.1 Common Register

Offset	Register	Type <sup>1</sup>	Reset
0x0000	Major CIDRO (Chip Identification Register)	RO	0x61
0x0001	Major CIDR1	RO	0x00
0x0004	Minor CIDR2	RO	0x11
0x2000	SYSR (System Status Register)	RO	0x0U
0x2004	SYCR0 (System Config Register 0)	WO	0x80
0x2005	SYCR1	R=W	0x80
0x2016	TCNTR0 (Tick Counter Register)	RO	0x00
0x2017	TCNTR1	RO	0x00
0x2020	TCNTCLR (TCNTR Clear Register)	WO	0x00
0x2100	IR (Interrupt Register)	RO	0x00
0x2101	SIR (SOCKET Interrupt Register)	RO	0x00
0x2102	SLIR (SOCKET-less Interrupt Register)	RO	0x00
0x2104	IMR (Interrupt Mask Register)	R=W	0x00
0x2108	IRCLR (IR Clear Register)	wo	0x00
0x2114	SIMR (SOCKET Interrupt Mask Register)	R=W	0x00
0x2124	SLIMR (SOCKET-less Interrupt Mask Register)	R=W	0x00
0x2128	SLIRCLR (SLIR Clear Register)	WO	0x00
0x212C	SLPSR (SOCKET-less Prefer Source IPv6 Address Register)	R=W	0x00
0x2130	SLCR (SOCKET-less Command Register)	RW,AC	0x00
0x3000	PHYSR (PHY Status Register)	RO	0x00
0x3008	PHYRAR (PHY Register Address Register)	R=W	0x00
0x300C	PHYDIRO (PHY Data Input Register)	R=W	0x00
0x300D	PHYDIR1	R=W	0x00
0x3010	PHYDOR0 (PHY Data Output Register)	RO	0x00
0x3011	PHYDOR1	RO	0x00
0x3014	PHYACR (PHY Access Control Register)	RW,AC	0x00
0x3018	PHYDIVR (PHY Division Register)	R=W	0x01
0x301C	PHYCR0 (PHY Control Register 0)	wo	0x00
0x301D	PHYCR1	R=W	0x40
0x4000	NET4MR (Network IPv4 Mode Register)	R=W	0x00
0x4004	NET6MR (Network IPv6 Mode Register)	R=W	0x00

<sup>&</sup>lt;sup>1</sup> r*ef*) 4 Register Descriptions



0x4008	NETMR (Network Mode Register)	R=W	0x00
0x4009	NETMR2 (Network Mode Register 2)	R=W	0x00
0x4100	PTMR (PPP Link Control Protocol Request Timer Register)	R=W	0x28
0x4104	PMNR (PPP Link Control Protocol Magic number Register)	R=W	0x00
0x4108	PHARO (PPPoE Hardware Address Register on PPPoE)	R=W	0x00
0x4109	PHAR1	R=W	0x00
0x410A	PHAR2	R=W	0x00
0x410B	PHAR3	R=W	0x00
0x410C	PHAR4	R=W	0x00
0x410D	PHAR5	R=W	0x00
0x4110	PSIDRO (PPPoE Session ID Register)	R=W	0x00
0x4111	PSIDR1	R=W	0x00
0x4114	PMRURO (PPPoE Maximum Receive Unit Register)	R=W	0xFF
0x4115	PMRUR1	R=W	0xFF
0x4120	SHARO (Source Hardware Address Register)	R=W	0x00
0x4121	SHAR1	R=W	0x00
0x4122	SHAR2	R=W	0x00
0x4123	SHAR3	R=W	0x00
0x4124	SHAR4	R=W	0x00
0x4125	SHAR5	R=W	0x00
0x4130	GARO (Gateway IP Address Register)	R=W	0x00
0x4131	GAR1	R=W	0x00
0x4132	GAR2	R=W	0x00
0x4133	GAR3	R=W	0x00
0x4134	SUBRO (Subnet Mask Register)	R=W	0x00
0x4135	SUBR1	R=W	0x00
0x4136	SUBR2	R=W	0x00
0x4137	SUBR3	R=W	0x00
0x4138	SIPRO (IPv4 Source Address Register)	R=W	0x00
0x4139	SIPR1	R=W	0x00
0x413A	SIPR2	R=W	0x00
0x413B	SIPR3	R=W	0x00
0x4140	LLARO (Link Local Address Register)	R=W	0x00
0x4141	LLAR1	R=W	0x00
0x4142	LLAR2	R=W	0x00
0x4143	LLAR3	R=W	0x00
0x4144	LLAR4	R=W	0x00
0x4145	LLAR5	R=W	0x00



0x4146	LLAR6	R=W	0x00
0x4147	LLAR7	R=W	0x00
0x4148	LLAR8	R=W	0x00
0x4149	LLAR9	R=W	0x00
0x414A	LLAR10	R=W	0x00
0x414B	LLAR11	R=W	0x00
0x414C	LLAR12	R=W	0x00
0x414D	LLAR13	R=W	0x00
0x414E	LLAR14	R=W	0x00
0x414F	LLAR15	R=W	0x00
0x4150	GUARO (Global Unicast Address Register)	R=W	0x00
0x4151	GUAR1	R=W	0x00
0x4152	GUAR2	R=W	0x00
0x4153	GUAR3	R=W	0x00
0x4154	GUAR4	R=W	0x00
0x4155	GUAR5	R=W	0x00
0x4156	GUAR6	R=W	0x00
0x4157	GUAR7	R=W	0x00
0x4158	GUAR8	R=W	0x00
0x4159	GUAR9	R=W	0x00
0x415A	GUAR10	R=W	0x00
0x415B	GUAR11	R=W	0x00
0x415C	GUAR12	R=W	0x00
0x415D	GUAR13	R=W	0x00
0x415E	GUAR14	R=W	0x00
0x415F	GUAR15	R=W	0x00
0x4160	SUB6R0 (IPv6 Subnet Prefix Register)	R=W	0x00
0x4161	SUB6R1	R=W	0x00
0x4162	SUB6R2	R=W	0x00
0x4163	SUB6R3	R=W	0x00
0x4164	SUB6R4	R=W	0x00
0x4165	SUB6R5	R=W	0x00
0x4166	SUB6R6	R=W	0x00
0x4167	SUB6R7	R=W	0x00
0x4168	SUB6R8	R=W	0x00
0x4169	SUB6R9	R=W	0x00
0x416A	SUB6R10	R=W	0x00
0x416B	SUB6R11	R=W	0x00



0x416C	SUB6R12	R=W	0x00
0x416D	SUB6R13	R=W	0x00
0x416E	SUB6R14	R=W	0x00
0x416F	SUB6R15	R=W	0x00
0x4170	GA6R0 (IPv6 Gateway Address Register)	R=W	0x00
0x4171	GA6R1	R=W	0x00
0x4172	GA6R2	R=W	0x00
0x4173	GA6R3	R=W	0x00
0x4174	GA6R4	R=W	0x00
0x4175	GA6R5	R=W	0x00
0x4176	GA6R6	R=W	0x00
0x4177	GA6R7	R=W	0x00
0x4178	GA6R8	R=W	0x00
0x4179	GA6R9	R=W	0x00
0x417A	GA6R10	R=W	0x00
0x417B	GA6R11	R=W	0x00
0x417C	GA6R12	R=W	0x00
0x417D	GA6R13	R=W	0x00
0x417E	GA6R14	R=W	0x00
0x417F	GA6R15	R=W	0x00
0x4180	SLDIP6R0 (SOCKET-less Destination IP Address Register)	R=W	0x00
0x4181	SLDIP6R1	R=W	0x00
0x4182	SLDIP6R2	R=W	0x00
0x4183	SLDIP6R3	R=W	0x00
0x4184	SLDIP6R4	R=W	0x00
0x4185	SLDIP6R5	R=W	0x00
0x4186	SLDIP6R6	R=W	0x00
0x4187	SLDIP6R7	R=W	0x00
0x4188	SLDIP6R8	R=W	0x00
0x4189	SLDIP6R9	R=W	0x00
0x418A	SLDIP6R10	R=W	0x00
0x418B	SLDIP6R11	R=W	0x00
0x418C	SLDIP6R12	R=W	0x00
0x418D	SLDIP6R13	R=W	0x00
0x418E	SLDIP6R14	R=W	0x00
0x418F	SLDIP6R15	R=W	0x00
	SLDHARO (SOCKET-less Destination Hardware Address	RO	0x00
0x4190			(10/11/1



0x4191	SLDHAR1	RO	0x00
0x4192	SLDHAR2	RO	0x00
0x4193	SLDHAR3	RO	0x00
0x4194	SLDHAR4	RO	0x00
0x4195	SLDHAR5	RO	0x00
0x4198	PINGIDR0 (PING ID Register)	R=W	0x00
0x4199	PINGIDR1	R=W	0x00
0x419C	PINGSEQR0 (PING Sequence-number Register)	R=W	0x00
0x419D	PINGSEQR1	R=W	0x00
0x41A0	UIPRO (Unreachable IP Address Register)	RO	0x00
0x41A1	UIPR1	RO	0x00
0x41A2	UIPR2	RO	0x00
0x41A3	UIPR3	RO	0x00
0x41A4	UPORTRO (Unreachable Port Register)	RO	0x00
0x41A5	UPORTR1	RO	0x00
0x41B0	UIP6R0 (Unreachable IPv6 Address Register)	RO	0x00
0x41B1	UIP6R1	RO	0x00
0x41B2	UIP6R2	RO	0x00
0x41B3	UIP6R3	RO	0x00
0x41B4	UIP6R4	RO	0x00
0x41B5	UIP6R5	RO	0x00
0x41B6	UIP6R6	RO	0x00
0x41B7	UIP6R7	RO	0x00
0x41B8	UIP6R8	RO	0x00
0x41B9	UIP6R9	RO	0x00
0x41BA	UIP6R10	RO	0x00
0x41BB	UIP6R11	RO	0x00
0x41BC	UIP6R12	RO	0x00
0x41BD	UIP6R13	RO	0x00
0x41BE	UIP6R14	RO	0x00
0x41BF	UIP6R15	RO	0x00
0x41C0	UPORT6R0 (Unreachable IPv6 Port Register)	RO	0x00
0x41C1	UPORT6R1	RO	0x00
0x41C5	INTPTMR0 (Interrupt Pending Time Register)	R=W	0x00
0x41C6	INTPTMR1	R=W	0x00
0x41D0	PLR (Prefix Length Register)	RO	0x00
0x41D4	PFR (Prefix Flag Register)	RO	0x00
0x41D8	VLTR0 (Valid Life Time Register)	RO	0x00



0x41D9	VLTR1	RO	0x00
0x41DA	VLTR2	RO	0x00
0x41DB	VLTR3	RO	0x00
0x41DC	PLTR0 (Preferred Life Time Register)	RO	0x00
0x41DD	PLTR1	RO	0x00
0x41DE	PLTR2	RO	0x00
0x41DF	PLTR3	RO	0x00
0x41E0	PARO (Prefix Address Register)	RO	0x00
0x41E1	PAR1	RO	0x00
0x41E2	PAR2	RO	0x00
0x41E3	PAR3	RO	0x00
0x41E4	PAR4	RO	0x00
0x41E5	PAR5	RO	0x00
0x41E6	PAR6	RO	0x00
0x41E7	PAR7	RO	0x00
0x41E8	PAR8	RO	0x00
0x41E9	PAR9	RO	0x00
0x41EA	PAR10	RO	0x00
0x41EB	PAR11	RO	0x00
0x41EC	PAR12	RO	0x00
0x41ED	PAR13	RO	0x00
0x41EE	PAR14	RO	0x00
0x41EF	PAR15	RO	0x00
0x41F0	ICMP6BLKR (ICMPv6 Block Register)	R=W	0x00
0x41F4	CHPLCKR (Chip Lock Register)	WO	0x00
0x41F5	NETLCKR (Network Lock Register)	WO	0x00
0x41F6	PHYLCKR (PHY Lock Register)	WO	0x00
0x4200	RTR0 (Retransmission Time Register)	R=W	0x07
0x4201	RTR1	R=W	0xD0
0x4204	RCR (Retransmission Count Register)	R=W	0x07
0x4208	SLRTRO (SOCKET-less Retransmission Time Register)	R=W	0x07
0x4209	SLRTR1	R=W	0xD0
0x420C	SLRCR (SOCKET-less Retransmission Count Register)	R=W	0x00
0x420F	SLHOPR (Hop limit Register)	R=W	0x80



## 3.2 SOCKET Register

Offset	Register	Туре	Reset
0x0000	Sn_MR (SOCKET n Mode Register)	R=W	0x00
0x0004	Sn_PSR (SOCKET n Prefer Source IPv6 Address Register)	R=W	0x00
0x0010	Sn_CR (SOCKET n Command Register)	RW,AC	0x00
0x0020	Sn_IR (SOCKET n Interrupt Register)	WO	0x00
0x0024	Sn_IMR (SOCKET n Interrupt Mask Register)	R=W	0xFF
0x0028	Sn_IRCLR (Sn_IR Clear Register)	WO	0xFF
0x0030	Sn_SR (SOCKET n Status Register)	RO	0x00
0x0031	Sn_ESR (SOCKET n Extension Status Register)	RO	0x00
0x0100	Sn_PNR (SOCKET n IP Protocol Number Register)	R=W	0x00
0x0104	Sn_TOSR (SOCKET n IP Type Of Service Register)	R=W	0x00
0x0108	Sn_TTLR (SOCKET n IP Time To Live Register)	R=W	0x80
0x010C	Sn_FRGR0 (SOCKET n Fragment Offset in IP Header Register)	R=W	0x40
0x010D	Sn_FRGR1	R=W	0x00
0x0110	Sn_MSSR0 (SOCKET n Maximum Segment Size Register)	R=W	0x00
0x0111	Sn_MSSR1	R=W	0x00
0x0114	Sn_PORTR0 (SOCKET n Source Port Register)	R=W	0x00
0x0115	Sn_PORTR1	R=W	0x00
0x0118	Sn_DHAR0 (SOCKET n Destination Hardware Address Register)	RW	0x00
0x0119	Sn_DHAR1	RW	0x00
0x011A	Sn_DHAR2	RW	0x00
0x011B	Sn_DHAR3	RW	0x00
0x011C	Sn_DHAR4	RW	0x00
0x011D	Sn_DHAR5	RW	0x00
0x0120	Sn_DIPRO (SOCKET n Destination IPv4 Address Register)	RW	0x00
0x0121	Sn_DIPR1	RW	0x00
0x0122	Sn_DIPR2	RW	0x00
0x0123	Sn_DIPR3	RW	0x00
0x0130	Sn_DIP6R0 (SOCKET n Destination IPv6 Address Register)	RW	0x00
0x0131	Sn_DIP6R1	RW	0x00
0x0132	Sn_DIP6R2	RW	0x00
0x0133	Sn_DIP6R3	RW	0x00
0x0134	Sn_DIP6R4	RW	0x00
0x0135	Sn_DIP6R5	RW	0x00
0x0136	Sn_DIP6R6	RW	0x00
0x0137	Sn_DIP6R7	RW	0x00



0x0138	Sn_DIP6R8	RW	0x00
0x0139	Sn_DIP6R9	RW	0x00
0x013A	Sn_DIP6R10	RW	0x00
0x013B	Sn_DIP6R11	RW	0x00
0x013C	Sn_DIP6R12	RW	0x00
0x013D	Sn_DIP6R13	RW	0x00
0x013E	Sn_DIP6R14	RW	0x00
0x013F	Sn_DIP6R15	RW	0x00
0x0140	Sn_DPORTR0 (SOCKET n Destination Port Register)	RW	0x00
0x0141	Sn_DPORTR1	RW	0x00
0x0144	Sn_MR2 (SOCKET n Mode Register 2)	R=W	0x00
0x0180	Sn_RTR0 (SOCKET n Retransmission Time Register)	R=W	0x00
0x0181	Sn_RTR1	R=W	0x00
0x0184	Sn_RCR (SOCKET n Retransmission Count Register)	RW	0x00
0x0188	Sn_KPALVTR (SOCKET n Keep Alive Time Register)	R=W	0x00
0x0200	Sn_TX_BSR (SOCKET n TX Buffer Size Register)	R=W	0x04
0x0204	Sn_TX_FSR0 (SOCKET n TX Free Size Register)	RO	0x00
0x0205	Sn_TX_FSR1	RO	0x00
0x0208	Sn_TX_RD0 (SOCKET n TX Read Pointer Register)	RO	0x00
0x0209	Sn_TX_RD1	RO	0x00
0x020C	Sn_TX_WR0 (SOCKET n TX Write Pointer Register)	RW	0x00
0x020D	Sn_TX_WR1	RW	0x00
0x0220	Sn_RX_BSR (SOCKET n RX Buffer Size Register)	R=W	0x04
0x0224	Sn_RX_RSR0 (SOCKET n RX Received Size Register)	RO	0x00
0x0225	Sn_RX_RSR1	RO	0x00
0x0228	Sn_RX_RD0 (SOCKET n RX Read Pointer Register)	RW	0x00
0x0229	Sn_RX_RD1	RW	0x00
0x022C	Sn_RX_WR0 (SOCKET n RX Write Pointer Register)	RO	0x00
0x022D	Sn_RX_WR1	RO	0x00



### 4. Register Descriptions

#### Register Notation

- \* Register Symbol (Register full Name)
  - [Register Type, Register Type, ...][Address Offset][Reset Value]

Register Description....

7	6	5	4	3	2	1	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Bit Type							

Ex) Sn\_IR[3:0] denotes Register Symbol[Upper bit: Lower bit].

Sn\_IR[3:0] = "0001" is meaning Sn\_IR[3]='0', Sn\_IR[2]='0', Sn\_IR[1]='0' and Sn\_IR[0]='1'

#### [Register/bit Type]: Type of Register.

- [RW: Register / bit available to Read and Write Both
- [R=W]: Register / bit which written value and the read value are the same.
- [RO]: Read Only Register/bit
- [WO]: Write Only Register/bit
- [W]: Write Only Register/bit
- [WC]: Register/Bit to be clear by writing '1'
- [W0]: Register/Bit which only '0' can be written
- [W1]: Register/bit which only '1' can be written
- [AC]: Auto Clear Register/bit
- [1]: Always read '1'
- [0]: Always read '0'
- [-]: Not available

#### [Address Offset]: The address offset of the register

[Reset Value]: Default Value.

#### Ex1) 4.1.28 NETMR (Network Mode Register)

#### [R=W][0x4008][0x00]

NETMR sets all kinds of block mode and WOL.

7	6	5	4	3	2	1	0
-		ANB	M6B		WOL	IP6B	IP4B
		R=W	R=W		R=W	R=W	R=W

#### Ex2) NETMR[ANB]

ANB bit of NETMR

#### Ex3) NETMR[7:0]

From 7<sup>th</sup> bit to 0<sup>th</sup> bit of NETMR



### 4.1 Common Registers

# 4.1.1 Major CIDRO,1 (Major Chip Identification Register) [RO][0x0000-0x0001] [0x6100]

Major CHIP ID is 0x6100 and fixed.

CIDR0(0x0000)	CIDR1(0x0001)		
0x61	0x00		

# 4.1.2 Minor CIDR2 (Minor Chip Identification Register) [RO][ 0x0004] [0x11]

Minor CHIP ID is 0x11 and fixed.

CIDR2(0x0004) 0x11

# 4.1.3 SYSR (System Status Register) [R0][0x2000] [0x00]

It shows the status of CHIP/NET/PHY configuration lock and HOST interface mode.

7	6	5	4	3	2	1	0
CHPL	NETL	PHYL	-	-	-	IND	SPI
RO	RO	RO				RO	RO

Bit	Symbol	Description					
		CHIP Lock Stat	CHIP Lock Status				
		CHIP Lock is set	t by CHPL	CKR(Chip Configuration Lock Register).			
7	CHPL						
		0 : Unlock - pos	sible to s	et SYCOR & SYC1R			
		1 : Lock - unable to set SYCOR & SYC1R					
		NET Lock Status					
		NET Lock is set by NETLCKR(Network Configuration Lock Register)					
		0 : Unlock - possible to set Network Configuration Registers					
6	NETL	1 : Lock - unabl	le to set N	letwork Configuration Registers			
		ref) Network Co	nfiguratio	n Registers to be locked by NETL			
		IPv4	SHAR	Source Hardware Address Register			
		1774	GAR	Gateway IP Address Register			



,							
				SUBR	Subnet Mask Register		
				SIPR	Source IP Address Register		
				LLAR	Link Local Address Register		
				GUAR	Global Unicast Address Register		
			IPv6	SUB6R	IPv6 Subnet Prefix Register		
				GA6R	IPv6 Gateway IP Address It is excluded from lock mechanism		
		* CAU	TION: GA6I	R can be se	et regardless of setting of NETL.		
		PHY Lock Status					
		PHY Lock can be set by PHYLCKR(PHY Configuration Lock Register).					
5	PHYL						
		0 : Unlock - possible to set PHYCOR, PHYC1R					
_		1 : Lock - unable to set PHY Control Register (PHYCOR, PHYC1R)					
[4:2]	-	Reser	ved				
		Parall	lel BUS Int	terface M	ode		
1	IND	0 : Others					
_		1 : PIN MODE[3:0] = "0001"					
		SPI In	terface M	ode			
0	SPI	0 : Ot	hers				
		1 : PII	N MODE[3:	0] = "000	0"		

# 4.1.4 SYCR0 (System Config Register 0) [WO][0x2004] [0x80]

SYCR0 softly resets to W6300

SYCRO can be set in case of only SYSR[CHPL] = '0'.

7	6	5	4	3	2	1	0
RST	-	-	-	-	-	•	-
WO							

Bit	Symbol	Description		
		Software Reset		
		W6300 S/W reset. All registers are initialized.		
7	RST			
		0 : W6300 reset		
		1 : Normal operation		
[6:0]	-	Reserved		



# 4.1.5 SYCR1 (System Config Register 1) [R=W][0x2005] [0x80]

Interrupt enable and system operation clock (SYS\_CLK) can be set by this register.

7	6	5	4	3	2	1	0
IEN	-	-	-	-	-	-	CLKSEL
R=W							R=W

Bit	Symbol	Description
		Interrupt Enable
		It makes Interrupt Enable.
7	IEN	
		0 : Disable - INTn is always High.
		1 : Enable - When the event occurs, INTn goes low.
[6:1]	-	Reserved
		System Operation Clock Select
		In case of SYSR[CHPL] = '0', Select SYS_CLK.
0	CLKSEL	
		0:150MHz
		1:25MHz

### 4.1.6 TCNTR (Tick Counter Register)

[RO][0x2016-0x2017][0x0000]

It is automatically increased every 100us.

### 4.1.7 TCNTRCLR (TCNTR Clear Register)

[WO][0x2020][0x00]

With write operation to TCNTCLR, TCNTR counter value is initialized.

### 4.1.8 IR (Interrupt Register)

[RO] [0x2100] [0x00]

When an event such as WOL (Wake On LAN) or destination unreachable occurs, the corresponding bit of IR is set to 1.

7	6	5	4	3	2	1	0
WOL			UNR6		IPCONF	UNR4	PTERM
RO			RO		RO	RO	RO



Bit	Symbol	Description
		WOL(Wake On LAN) Magic Packet
7	WOL	0 : Others
	,,,,,	1 : WOL MAGIC Packet received
[6:5]	-	Reserved
		Destination IPv6 Port Unreachable
		0: Others
4	UNR6	1 : ICMPv6 Destination Port Unreachable Packet received
4	UNKO	ref) The Unreachable IPv6 Address and the Port Number of the received
		Unreachable Packet are stored in UIP6R (Unreachable IPv6 Address
		Register) and UPORT6R (Unreachable IPv6 Port Register), respectively.
3	-	Reserved
		IP Conflict
2	IPCONF	0: Others
		1 : IPv4 Address Conflict occurred
		Destination Port Unreachable
		0: Others
1	UNR4	1 : ICMPv4 Destination Port Unreachable Packet received
'	ONIX4	ref) The Unreachable IP Address and Port Number of the received
		Unreachable Packet are stored in UIPR (Unreachable IP Address Register)
		and UPORTR (Unreachable Port Register), respectively.
		PPPoE Terminated
0	PTERM	0: Others
U	I ILIWY	1 : PPPoE connection was terminated by receiving PPPT or LCPT
		packets

# 4.1.9 SIR (SOCKET Interrupt Register) [RO] [0x2101] [0x00]

When the IR of a specific SOCKET is not '0', the corresponding bit is set to '1'.

7	6	5	4	3	2	1	0
S7_INT	S6_INT	S5_INT	S4_INT	S3_INT	S2_INT	S1_INT	S0_INT
RO							

Bit	Symbol	Description	
	Sn_INT	SOCKET n Interrupt	
[7:0]		0 : when Sn_IR is '0'	
		1 : when Sn_IR is not '0'	



# 4.1.10 SLIR (SOCKET-less Interrupt Register) [RO] [0x2102] [0x00]

When a specific command of the SLCR (SOCKET-less Command Register) is successfully executed, timeout occurs for the executed command, or an ICMPv6 RA packet is received from the IPv6 Gateway (Router), the corresponding bit is set.

7	6	5	4	3	2	1	0
TOUT	ARP4	PING4	ARP6	PING6	NS	RS	RA
RO	RO	RO	RO	RO	RO	RO	RO

Bit	Symbol	Description
		Timeout Interrupt
7	TOUT	0 : Others
		1 : When TIMEOUT occurs after any SOCKET-less Command
		ARP Interrupt
6	ARP4	0: Others
		1 : When ARP Reply received after SOCKET-less ARP command
		PING Interrupt
5	PING4	0: Others
		1: When PING Reply received after SOCKET-less PING command
	ARP6	IPv6 ARP Interrupt
4		0: Others
		1 : When ARP6 Reply received after SOCKET-less ARP6 command
	PING6	IPv6 PING Interrupt
3		0: Others
		1: When PING6 Reply received after SOCKET-less PING6 command
		DAD NS Interrupt
2	NS	0: Others
	143	1 : When NA received after SOCKET-less NS command
		ref) NS bit is used for IPv6 Address Confliction Detection.
		Auto configuration RS Interrupt
1	RS	0: Others
		1 : When RA received after SOCKET-less RS command
		RA Receive Interrupt
0	RA	0: Others
		1 : When All-node RA received from IPv6 Gateway

When SLIR [RS] = '1' or SLIR [RA] = '1', a prefix information of RA Packet is stored to corresponding registers as follows and can be used for IPv6 Auto-configuration.

- PLR (Prefix Length Register)



- PFR (Prefix Flag Register)
- VLTR (RA Valid Life Time Register)
- PLTR (RA Preferred Life Time Register)
- PAR (Prefix Address Register)

\* CAUTION: Only when the first option of receiving RA message is source link-layer address(0x01) and the second option is prefix information Option (0x03), the above registers are correct set. Otherwise, it can receive the RA message using the IPRAW6 Mode SOCKET and process the prefix information.

# 4.1.11 IMR (Interrupt Mask Register) [R=W] [0x2104] [0x00]

IMR is for masking the corresponding interrupts to be enabled or disabled.

7	6	5	4	3	2	1	0
WOL			UNR6		IPCONF	UNR4	PTERM
R=W			R=W		R=W	R=W	R=W

Bit	Symbol	Description
		WOL(Wake On LAN) Magic Packet Interrupt Mask
7	WOL	0 : Disable WOL Interrupt
		1 : Enable WOL Interrupt
[6:5]	-	Reserved
		Destination Port Unreachable IPv6 Interrupt Mask
4	UNR6	0 : Disable UNREACH6 Interrupt
		1 : Enable UNREACH6 Interrupt
3	-	Reserved
		IPv4 Conflict Interrupt Mask
2	IPCONF	1 : Enable CONFLICT Interrupt
		0 : Disable CONFLICT Interrupt
		Destination Port Unreachable Interrupt Mask
1	UNR4	1 : Enable UNREACH Interrupt
		0 : Disable UNREACH Interrupt
		PPPoE Terminated Interrupt Mask
0	PTERM	1 : Enable PPPTERM Interrupt
		0 : Disable PPPTERM Interrupt

# 4.1.12 IRCLR (IR Clear Register) [W1] [0x2108] [0x00]



When the IRCLR bit corresponding to a specific bit of IR is written as '1', IR bit is cleared.

7	6	5	4	3	2	1	0
WOL			UNR6		IPCONF	UNR4	PTERM
W1			W1		W1	W1	W1

## 4.1.13 SIMR (SOCKET Interrupt Mask Register)

[R=W] [0x2114] [0x00]

SIMR masks a bit corresponding in SIR.

7	6	5	4	3	2	1	0
S7_INT	S6_INT	S5_INT	S4_INT	S3_INT	S2_INT	S1_INT	S0_INT
R=W							

Bit	Symbol	Description
	Sn_INT	SOCKET n Interrupt Mask
[7:0]		1 : Enable SOCKET n Interrupt
		0 : Disable SOCKET n Interrupt

# 4.1.14 SLIMR (SOCKET-less Interrupt Mask Register) [R=W] [0x2124] [0x00]

SIMR masks bits corresponding in SLIR.

7	6	5	4	3	2	1	0
TOUT	ARP4	PING4	ARP6	PING6	NS	RS	RA
R=W	R=W	R=W	R=W	R=W	R=W	R=W	R=W

Bit	Symbol	Description			
		TIMEOUT Interrupt Mask			
7	TOUT	1 : Enable TIMEOUT Interrupt			
		0 : Disable TIMEOUT Interrupt			
		ARP Interrupt Mask			
6	ARP4	1 : Enable ARP4 Interrupt			
		0 : Disable ARP4 Interrupt			
		PING Interrupt Mask			
5	PING4	1 : Enable PING4 Interrupt			
		0 : Disable PING4 Interrupt			
4	ADD6	IPv6 ARP Interrupt Mask			
4	ARP6	1 : Enable ARPv6 Interrupt			



		0 : Disable ARPv6 Interrupt
		IPv6 PING Interrupt Mask
3	PING6	1 : Enable PINGv6 Interrupt
		0 : Disable PINGv6 Interrupt
		DAD NS Interrupt Mask
2	NS	1 : Enable DAD NS Interrupt
		0 : Disable DAD NS Interrupt
		Auto configuration RS Interrupt Mask
1	RS	1 : Enable AUTO RS Interrupt
		0 : Disable AUTO RS Interrupt
		RA Receive Interrupt Mask
0	RA	1 : Enable RA RECV Interrupt
		0 : Disable RA RECV Interrupt

### 4.1.15 SLIRCLR (SLIR Clear Register)

[W1] [0x2128] [0x00]

When the SLIRCLR bit corresponding to a specific bit of SLIR is written as '1', SLIR bit is cleared.

7	6	5	4	3	2	1	0
TOUT	ARP4	PING4	ARP6	PING6	NS	RS	RA
W1	W1	W1	W1	W1	W1	W1	W1

# 4.1.16 SLPSR (SOCKET-less Prefer Source IPv6 Address Register) [R=W] [0x212C] [0x00]

SLPSR sets the source address of the IPv6 packet to be transmitted by the SLCR (SOCKET-less Command Register).

Value	Symbol	Description
0x00	AUTO	Select the source IPv6 address (SIP6) according to the destination IPv6 Address (SLDIP6R: SOCKET-less Destination IPv6 Address Register)  If SLDIP6R is LLA, SIP6 is set to LLAR  If SLDIP6R is GUA, SIP6 is set to GUAR
0x02	LLA	SIP6 is fixed to LLAR.
0x03	GUA	SIP6 is fixed to GUAR.



# 4.1.17 SLCR (SOCKET-less Command Register) [RW, AC] [0x2130] [0x00]

SLCR performs a command to transmit a specific packet without SOCKET. Command is cleared automatically after completion, and it cannot execute another command before the previous command is cleared. The result of the command execution is confirmed by SLIR (SOCKET-less Interrupt Register).

7	6	5	4	3	2	1	0
-	ARP4	PING4	ARP6	PING6	NS	RS	UNA
	RW	RW	RW	RW	RW	RW	RW

Bit	Symbol	Description
7	-	Reserved
		ARP Request Transmission Command
6	ARP4	1 : Transmit ARP Request.
		0 : Ready
		IPv4 PING Request Transmission Command
5	PING4	1 : Transmit PING Request.
		0 : Ready
		NS ARP Transmission Command
4	ARP6	1 : Transmit NS ARP.
-		0 : Ready
	PING6	IPv6 PING Request Transmission Command
3		1 : Transmit IPv6 PING Request.
-		0 : Ready
		NS Transmission Command for DAD
2	NS	1 : Transmit NS packet for DAD.
-		0 : Ready
		Auto configuration RS Transmission Command
1	RS	1 : Transmit RS packet.
		0 : Ready
		Unsolicited NA Transmission Command
0	UNA	1 : Transmit Unsolicited NA packet.
		0 : Ready



### 4.1.18 PHYSR (PHY Status Register)

### [RO] [0x3000] [0x00]

PHYSR checks PHY operation mode and LINK status set through PHYCR0(PHY Control Register 0).

7	6	5	4	3	2	1	0
CAB	-	MODE2	MODE1	MODE0	DPX	SPD	LNK
RO		RO	RO	RO	RO	RO	RO

Bit	Symbol	Descr	Description						
7	САВ	Cable 1 : Ca	Cable OFF bit  1 : Cable Unplugged  0 : Cable Plugged						
6	-	Reser	ved						
		PHY (	DPMODE						
			MODE2	MODE1	MODE0	Description			
	MODE		0	Х	Х	Auto Negotiation			
[5:3]	MODE [2:0]		1	0	0	100BASE-TX FDX			
			1	0	1	100BASE-TX HDX			
			1	1	0	10BASE-T FDX			
			1	1	1	10BASE-T HDX			
2	DPX	1 : Ha	Flag Duplex bit (When Link Up)  1 : Half Duplex  0 : Full Duplex						
		Flag Speed bit (When Link Up)							
1	SPD	1:10	Mbps						
			0:100Mbps						
		_	ink bit						
0	LNK	1 : Liı	•						
		0 : Liı	nk Down						

### 4.1.19 PHYRAR (PHY Register Address Register)

### [R=W] [0x3008] [0x00]

PHYRAR sets PHY register address in integrated Ethernet PHY.

7	6	5	4	3	2	1	0
-	-	-	A4	А3	A2	A1	Α0
			R=W	R=W	R=W	R=W	R=W



Bit	Symbol	Description			
[7:5]	-	eserved			
[4.0]	ADDR	PHY Register Address			
[4:0]	[4:0]	Set PHY Register Address			

#### 4.1.20 PHYDIR (PHY Data Input Register)

[R=W] [0x300C-0x300D] [0x0000]

PHYDIR sets the value to write into the PHY Register specified by PHYRAR.

Ex) PHYDIR = 0x1234

PHYDIR0(0x300C)	PHYDIR1(0x300D)
0x34	0x12

### 4.1.21 PHYDOR (PHY Data Output Register)

[RO] [0x3010-0x3011] [0x0000]

PHYDOR gets the value from the PHY Register specified by PHYRAR.

Ex) PHYDOR = 0x1234

PHYDOR0(0x0042)	PHYDPR1(0x0043)		
0x34	0x12		

### 4.1.22 PHYACR (PHY Access Control Register)

[RW, AC] [0x3014] [0x00]

PHYACR reads/writes the value in PHYDOR/PHYDIR from/to PHY register specified by PHYRAR. After completion, PHYACR is automatically cleared.

Access Type	Value	Related Register
Write	0x01	PHYDIR
Read	0x02	PHYDOR

### 4.1.23 PHYDIVR (PHY Division Register)

[R=W] [0x3018] [0x01]

PHYDIVR is PHY's MDC Clock Division Register.

\*CAUTION: Be careful not to exceed 2.5MHz



Value	Divider	SYS_CLK=150MHz	SYS_CLK=25MH
0x00	1/32	4.687MHz (N/A)	781.25KHz
0x01	1/64	2.343MHz	390.625KHz
Others	1/128	1.171Hz	195.3125KHz

### 4.1.24 PHYCR0 (PHY Control Register 0)

#### [WO] [0x301C] [0x00]

PHYCR0 sets Ethernet PHY operation mode when SYSR[PHYL] = '0' ((PHYLCKR(PHY Lock Register) is Unlock). Bits set by PHYCR0 can be checked to PHYSR [5:3].

7	6	5	4	3	2	1	0
-	-	-	-	-	MODE2	MODE1	MODE0
					WO	WO	WO

Bit	Symbol	Description	Description					
[7:3]	-	Reserved						
			MODE2	MODE1	MODE0	Description		
	[2:0] MODE	-	0	Х	Х	Auto Negotiation		
[2.0]			1	0	0	100BASE-TX FDX		
[2.0]			1	0	1	100BASE-TX HDX		
		1	1	0	10BASE-TX FDX			
				1	1	10BASE-TX HDX		

### 4.1.25 PHYCR1 (PHY Control Register 1)

#### [R=W] [0x301D] [0x40]

PHYCR1 sets PHY power down Mode and PHY HW Reset when SYSR[PHYL] = '0' ((PHYLCKR(PHY Lock Register) is Unlock).

 7	6	5	4	3	2	1	0
-	-	PWDN	-	TE	-		RST
-	-	R=W	-	R=W	-	•	AC

Bit	Symbol	Description
7	-	Reserved
6	-	Should be always written by '1'
		PHY Power Down
5	PWDN	0: Disable Power Down Mode
		SYS_CLK is changed according to SYCR1[CLKSEL].



			SYCR1[CLKSEL]	SYS_CLK			
			0	100 MHz			
			1	25 MHz			
		1 : Enable Powe	er Down Mode				
		SYS_CLK is au	itomatically change	d to 25MHz.			
		ref) 9.3.1 Reset	Timing				
4	-	Reserved					
		10BASE-Te MOD	10BASE-Te MODE				
		It's valid only in case that PHYSR[MODE2:MODE0] = '000'.					
3	TE						
		0 : Disable 10BASE-Te MODE					
		1 : Enable 10BASE-Te MODE					
[2:1]	-	Reserved					
		PHY Reset					
		On PHY HW Res	et, SYS_CLK is chan	ged to 25MHz.			
		When PHY reset is completed, this bit is cleared automatically and					
0	RST	SYS_CLK is restored to the previous setting clock.					
U	131	ref) 9.3.1 Reset Timing					
		0 : Normal Ope	ration				
		1: PHY HW Res	et				

# 4.1.26 NET4MR (Network IPv4 Mode Register) [R=W] [0x4000] [0x00]

NET4MR sets special options for IPv4.

7	6	5	4	3	2	1	0
-	-	-	-	UNRB	PARP	RSTB	РВ
-	-	-	-	R=W	R=W	R=W	R=W

Bit	Symbol	Description
[7:4]	-	Reserved
	3 UNRB	UDP4 Port Unreachable Packet Block
		When UDP4 packet is transmitted to SOCKET that is not opened,
2		destination port unreachable packet is transmitted.
3		It can be a target of UDP port scan attack. To prevent this,
		unreachable packet transmission can be blocked.



		0 : Unblock
		1 : Block
		ARPv4 for PINGv4 Reply
		Set to issue ARPv4 before PINGv4 Reply.
2	PARP	
		0 : Disable
		1 : Enable
		TCP4 RST Packet Block
		When a SYN Packet is transmitted to the SOCKET which is not listening,
		the system transmits a RST packet. It can be a target of the TCP Port
1	RSTB	Scan attack. To prevent this, RST packet transmission can be blocked.
		0 : Unblock
		1 : Block
		PINGv4 Reply Block
		Set to not transmit Reply for PINGv4 Request
0	PB	
		0 : Unblock
		1 : Block

## 4.1.27 NET6MR (Network IPv6 Mode Register) [R=W] [0x4004] [0x00]

NET6MR sets special options related to IPv6.

7	6	5	4	3	2	1	0
-	-	-	-	UNRB	PARP	RSTB	РВ
-	-	-	-	R=W	R=W	R=W	R=W

Bit	Symbol	Description
[7:4]	-	Reserved
		UDP6 Port Unreachable Packet Block
		When UDP6 packet is transmitted to the SOCKET that is not opened,
		destination port unreachable packet is transmitted. It can be a target
3	UNRB	of UDP port scan attack. To prevent this, unreachable packet
J	UNKD	transmission can be blocked.
		0 : Unblock
		1 : Block
2	PARP	ARPv6 for PINGv6 Reply



		It sets to run ARP6(ND - Neighbor Discovery) process before PINGv6
		Reply.
		0 : Disable
		1 : Enable
		TCP6 RST Packet Block
		When a SYN Packet is transmitted to the SOCKET that is not listening,
		the system transmits a RST packet. It can be a target of the TCP Port
1	RSTB	Scan attack. To prevent this, RST packet transmission can be blocked.
		0 : Unblock
		1: Block
		PINGv6 Reply Block
		Set to not transmit Reply for PINGv6 Request
0	PB	
		0 : Unblock
		1 : Block

### 4.1.28 NETMR (Network Mode Register)

[R=W] [0x4008] [0x00]

NETMR sets Block mode and WOL.

7	6	5	4	3	2	1	0
-	-	ANB	M6B	-	WOL	IP6B	IP4B
-	-	R=W	R=W	-	R=W	R=W	R=W

Bit	Symbol	Description
[7.4]		Reserved
[7:6]	-	Should be always '0'.
		IPv6 ALLNODE Block
		Block PING6-Request with All-Node Multicasting address.
5	ANB	
		0 : Disable
		1 : Enable
		IPv6 Multicast Block
		Block the PING6-Request with Multicasting group address.
4	M6B	
		0 : Disable
		1 : Enable



		Reserved
3	-	
		*CUATION: Should be always '0'
		WOL(Wake On LAN)
2	WOL	0: Disable
		1 : Enable
		IPv6 Packet Block
1	IP6B	0 : Unblock
		1: Block - ANB & M6B bit is ignored.
		IPv4 Packet Block
0	IP4B	0 : Unblock
		1 : Block

## 4.1.29 NETMR2 (Network Mode Register 2) [R=W] [0x4009] [0x00]

NETMR2 sets PPPoE mode.

7	6	5	4	3	2	1	0
DHAS	-	-	-	-	-		PPPoE
R=W	-	-	-	-	-	-	R=W

Bit	Symbol	Description
		Destination Hardware Address Selection in ARP/ND-process
7	DHAS	0 : Select the Ethernet Frame MAC
		1 : Select the ARP Target MAC
[6:1]	-	Reserved
		PPPoE Mode
0	PPPoE	0: PPP Mode disable
		1 : PPP Mode enable

# 4.1.30 PTMR (PPP Link Control Protocol Request Timer Register) [R=W] [0x4100] [0x28]

PTMR sets the time for sending the LCP echo request.

The unit is 25ms. PTMR is valid only in PPPoE mode.

$$Ex$$
) PTMR = 200 (0xC8),  
200 \* 25ms = 5s



## 4.1.31 PMNR (PPP Link Control Protocol Magic number Register) [R=W] [0x4104] [0x00]

PMNR sets 4 Bytes magic number to be used in LCP negotiation.

PMNR is valid only in PPPoE mode.

Ex) PMNR = 0x01

PMNR(0x4104) 0x01

LCP Magic number = 0x01010101

## 4.1.32 PHAR (PPPoE Server Hardware Address Register on PPPoE)

#### [R=W] [0x4108-0x410D] [0x0000]

PHAR sets PPPoE destination hardware address.

PHAR is valid only in PPPoE mode.

Ex) PHAR = "11:22:33:AA:BB:CC"

PHAR0(0x4108)	PHAR1(0x4109)	PHAR2(0x410A)
0x11	0x22	0x33
PHAR3(0x410B)	PHAR4(0x410C)	PHAR5(0x410D)
0xAA	0xBB	0xCC

### 4.1.33 PSIDR (PPPoE Session ID Register on PPPoE) [R=W] [0x4110-0x4111] [0x0000]

PSIDR sets PPPoE session ID.

PSIDR is valid only in PPPoE mode.

Ex) PSIDR = 0x1234

PSIDR0(0x4110)	PSIDR1(0x4111)
0x12	0x34

## 4.1.34 PMRUR (PPPoE Maximum Receive Unit Register) [R=W] [0x4114-0x4115] [0xFFFF]

PMRUR sets the MRU (Maximum Receive Unit) in PPPoE mode. If PMRUR is set to a value larger than 1472, it is automatically set to 1472. PMRUR must be set before SOCKET creation (Sn\_CR [OPEN] = '1').

PMRUR is valid only in PPPoE mode.



Ex) PMUR = 1000 (0x03E8)

PMUR0(0x4114)	PMUR1(0x4115)
0x03	0xE8

### 4.1.35 SHAR (Source Hardware Address Register)

[R=W] [0x4120-0x4125] [0x00000\_0000\_0000]

SHAR sets the source hardware address when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).

Ex) SHAR = "11:22:33:AA:BB:CC"

SHAR0(0x4120)	SHAR1(0x4121)	SHAR2(0x4122)
0x11	0x22	0x33
SHAR3(0x4123)	SHAR4(0x4124)	SHAR5(0x4125)
0xAA	0xBB	0xCC

### 4.1.36 GAR (Gateway IP Address Register)

[R=W] [0x4130-0x4133] [0x0000\_0000]

The GAR sets the source gateway address when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).

Ex) GAR = "192.168.0.1"

GAR0(0x4130)	GAR1(0x4131)	GAR2(0x4132)	GAR3(0x4133)
192 (0xC0)	168 (0xA8)	0 (0x00)	1 (0x01)

### 4.1.37 SUBR (Subnet Mask Register)

[R=W] [0x4134-0x4137] [0x0000\_0000]

SUBR sets the subnet mask when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).

Ex) SUBR = "255.255.255.255"

SUBR0(0x4134)	SUBR0(0x4135)	SUBR0(0x4136)	SUBR0(0x4137)
255 (0xFF)	255 (0xFF)	255 (0xFF)	255 (0xFF)

### 4.1.38 SIPR (IPv4 Source Address Register)

[R=W] [0x4138-0x413B] [0x0000\_0000]

SIPR sets the source IP address when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).



Ex) SIPR = "192.168.0.100"

SIPR0(x4138)	SIPR1(0x4139)	SIPR2(0x413A)	SIPR3(0x413B)
192 (0xC0)	168 (0xA8)	0 (0x00)	100(0x64)

#### 4.1.39 LLAR (Link Local Address Register)

[R=W] [0x4140-0x414F] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]

LLAR sets the link local address when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).

Ex) LLAR = "FE80::AB:CDEF"

LLAR0(0x4140)	LLAR1(0x4141)	LLAR2(0x4142)	LLAR3(0x4143)
0xFE	0x80	0x00	0x00
LLAR4(0x4144)	LLAR5(0x4145)	LLAR6(0x4146)	LLAR7(0x4147)
0x00	0x00	0x00	0x00
LLAR8(0x4148)	LLAR9(0x4149)	LLAR10(0x414A)	LLAR11(0x414B)
0x00	0x00	0x00	0x00
LLAR12(0x414C)	LLAR13(0x414D)	LLAR14(0x414E)	LLAR15(0x414F)
0x00	0xAB	0xCD	0xEF

### 4.1.40 GUAR (Global Unicast Address Register)

[R=W] [0x4150-0x415F] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000] GUAR sets global unicast address when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).

Ex) GUAR = "2001::AB:CDEF"

GUAR0(0x4150)	GUAR1(0x4151)	GUAR2(0x4152)	GUAR3(0x4153)
0x20	0x01	0x00	0x00
GUAR4(0x4154)	GUAR5(0x4155)	GUAR6(0x4156)	GUAR7(0x4157)
0x00	0x00	0x00	0x00
GUAR8(0x4158)	GUAR9(0x4159)	GUAR10(0x415A)	GUAR11(0x415B)
0x00	0x00	0x00	0x00
GUAR12(0x415C)	GUAR13(0x415D)	GUAR14(0x415E)	GUAR15(0x415F)
0x00	0xAB	0xCD	0xEF

### 4.1.41 SUB6R (IPv6 Subnet Prefix Register)

[R=W] [0x4160-0x416F] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]

SUB6R sets a prefix mask when SYSR [NETL] = '0' (NETLCKR (Network Lock Register) is Unlocked).



Ex) SUB6R = "FFFF:FFFF:FFF::"

PRFXR0(0x4160)	PRFXR1(0x4161)	PRFXR2(0x4162)	PRFXR3(0x4163)
0xFF	0xFF	0xFF	0xFF
PRFXR4(0x4164)	PRFXR5(0x4165)	PRFXR6(0x4166)	PRFXR7(0x4167)
0xFF	0xFF	0xFF	0xFF
PRFXR8(0x4168)	PRFXR9(0x4169)	PRFXR10(0x416A)	PRFXR11(0x416B)
0x00	0x00	0x00	0x00
PRFXR12(0x416C)	PRFXR13(0x416D)	PRFXR14(0x416E)	PRFXR15(0x416F)
0x00	0x00	0x00	0x00

### 4.1.42 GA6R (IPv6 Gateway Address Register)

[R=W] [0x4170-0x417F] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]
GA6R sets gateway IPv6 address.

Ex) GA6R = "FE80::FE:DCBA"

GA6R0(0x4170)	GA6R1(0x4171)	GA6R2(0x4172)	GA6R3(0x4173)
0xFE	0x80	0x00	0x00
GA6R4(0x4174)	GA6R5(0x4175)	GA6R6(0x4176)	GA6R7(0x4177)
0x00	0x00	0x00	0x00
GA6R8(0x4178)	GA6R9(0x4179)	GA6R10(0x417A)	GA6R11(0x417B)
0x00	0x00	0x00	0x00
GA6R12(0x417C)	GA6R13(0x417D)	GA6R14(0x417E)	GA6R15(0x417F)
0x00	0xFE	0xDC	0xBA

# 4.1.43 SLDIP6R (SOCKET-less Destination IPv6 Address Register) [R=W] [0x4180-0x418F] [0x0000\_0000\_0000\_0000\_0000\_0000]

SLDIPR sets destination IPv6 address for packet transmission by SLCR.

Ex) SLDIPR = "FE80::AB:CDEF"

SLDIP6R0(0x4180)	SLDIP6R1(0x4181)	SLDIP6R2(0x4182)	SLDIP6R3(0x4183)
0xFE	0x80	0x00	0x00
SLDIP6R4(0x4184)	SLDIP6R5(0x4185)	SLDIP6R6(0x4186)	SLDIP6R7(0x4187)
0x00	0x00	0x00	0x00
SLDIP6R8(0x4188)	SLDIP6R9(0x4189)	SLDIP6R10(0x418A)	SLDIP6R11(0x418B)
0x00	0x00	0x00	0x00
SLDIP6R12(0x418C)	SLDIP6R13(0x418D)	SLDIP6R14(0x418E)	SLDIP6R15(0x418F)
0x00	0xAB	0xCD	0xEF



## 4.1.44 SLDIPR (SOCKET-less Destination IPv4 Address Register) [R=W] [0x418C-0x418F] 0x000000000]

SLDIPR sets destination IPv4 address for packet transmission by SLCR.

SLDIPR address is shared from SLDIPR12 (0x418C) to SLDIPR15 (0x418F).

Ex) SLDIPR = "192.169.0.21"

SLDIPRO /	SLDIPR1 /	SLDIPR2 /	SLDIPR3 /
SLDIP6R12(0x418C)	SLDIP6R13(0x418D)	SLDIP6R14(0x418E)	SLDIP6R15(0x418F)
192(0xC0)	168(0xA8)	0(0x00)	21(0x15)

# 4.1.45 SLDHAR (SOCKET-less Destination Hardware Address Register)

#### [RO] [0x4190-0x4195] [0x0000\_0000\_0000]

SLDHAR sets destination hardware address when reply packet of SLCR[ARP4] or SLCR[ARP6] is received.

#### Ex) SLDHAR = "11:22:33:AA:BB:CC"

SLDHAR0(0x4190)	SLDHAR1(0x4191)	SLDHAR2(0x4192)
0x11	0x22	0x33
SLDHAR3(0x4193)	SLDHAR4(0x4194)	SLDHAR5(0x4195)
0xAA	0xBB	0xCC

### 4.1.46 PINGIDR (PING ID Register)

#### [R=W] [0x4198-0x4199] [0x0000]

PINGIDR sets the ID of the ping request packet to be transmitted by SLCR [PING4] or SLCR [PING6].

#### Ex) PINGIDR = 256 (0x0100)

PINGIDR0(0x4198)	PINGIDR1(0x4199)	
0x61	0x00	

### 4.1.47 PINGSEQR (PING Sequence-number Register)

#### [R=W] [0x419C-0x419D] [0x0000]

PINGSEQR sets the sequence number of the PING request packet to be transmitted by SLCR [PING4] or SLCR [PING6], and does not increase automatically.

#### Ex) PINGSEQR = 1000 (0x03E8)

PINGSEQR0(0x419C)	PINGSEQR1(0x419D)
0x03	0xE8



### 4.1.48 UIPR (Unreachable IP Address Register)

#### [RO] [0x41A0-0x41A3] [0x0000\_0000]

UIPR is set to the destination IPv4 address of the received packet when receiving ICMPv4 Unreachable Packet (IR[UNR4] = '1').

Ex) Unreachable IP Address = "192.169.10.10"

UIPR0(0x41A0)	UIPR1(0x41A1)	UIPR2(0x41A2)	UIPR3(0x41A3)
192(0xC0)	168(0xA8)	10(0x0A)	10(0x0A)

#### 4.1.49 UPORTR (Unreachable Port Register)

#### [RO] [0x41A4-0x41A5] [0x0000]

UPORTR is set to the destination port of the received packet when receiving ICMPv4 unreachable packet (IR[UNR4] = '1').

Ex) Unreachable PORT = "3000" (0x0BB8)

UPORTR0(0x41A4)	UPORTR1(0x41A5)
0x0B	0xB8

#### 4.1.50 UIP6R (Unreachable IPv6 Address Register)

#### [RO] [0x41B0-0x41BF] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]

UIP6R is set to the destination IPv6 address of the received packet when receiving ICMPv6 unreachable packet (IR[UNR6] = '1').

Ex) Unreachable IP is "FE80::AB:CDEF"

UIP6R0(0x41B0)	UIP6R1(0x41B1)	UIP6R2(0x41B2)	UIP6R3(0x41B3)
0xFE	0x80	0x00	0x00
UIP6R4(0x41B4)	UIP6R5(0x41B5)	UIP6R6(0x41B6)	UIP6R7(0x41B7)
0x00	0x00	0x00	0x00
UIP6R8(0x41B8)	UIP6R9(0x41B9)	UIP6R10(0x41BA)	UIP6R11(0x41BB)
0x00	0x00	0x00	0x00
UIP6R12(0x41BC)	UIP6R13(0x41BD)	UIP6R14(0x41BE)	UIP6R15(0x41BF)
0x00	0xAB	0xCD	0xEF

### 4.1.51 UPORT6R (Unreachable IPv6 Port Register)

#### [RO] [0x41C0-0x41C1] [0x0000]

UPORT6R is set to the Destination Port of the received packet when receiving ICMPv6 Unreachable Packet (IR[UNR6] = '1').



#### Ex) Unreachable PORT is "3000" (0x0BB8)

UPORT6R0(0x41C0)	UPORT6R1(0x41C1)	
0x0B	0xB8	

### 4.1.52 INTPTMR (Interrupt Pending Time Register)

#### [R=W][0x41C5-0x41C6][0x0000]

INTPTMR sets the internal interrupt pending timer count. The timer count is initialized by the value in INTPTMR when INTn is de-asserted to HIGH, and is decremented by 1 in 4 clocks of SYS\_CLK from at the time when the interrupt occurred until it becomes 0.

INTn is asserted to LOW when an interrupt occurs and the corresponding interrupt mask is enabled and INTPTMR = 0.

#### Ex) INTPTMR = 1000(0x03EB)

INTPTMR0(0x41C5)	INTPTMR1(0x41C6)	
0x03	0xEB	

#### 4.1.53 PLR (Prefix Length Register)

#### [RO] [0x41D0] [0x00]

PLR is set to prefix length field in prefix information option of RA (Router Advertisement) message received from a router (SLIR[RS] = 1 or SLIR[RA] = '1').

Ex) RA Prefix Length = 0x10


PLR(0x41D0)		
0x10		

### 4.1.54 PFR (Prefix Flag Register)

#### [RO] [0x41D4] [0x00]

PFR is set to prefix flag field in prefix information option of RA (Router Advertisement) message received from a router (SLIR[RS] = 1 or SLIR[RA] = '1').

Ex) Flag = 0xC0



### 4.1.55 VLTR (Valid Life Time Register)

#### [RO] [0x41D8-0x41DB] [0x0000\_0000]

VLTR is set to valid life time field in prefix information option of RA (Router Advertisement) message received from a router (SLIR[RS] = 1 or SLIR[RA] = '1').



#### Ex) Valid Life Time = 2592000(0x0027\_8D00)

VLTR0(0x41D8)	VLTR1(0x41D9)	VLTR2(0x41DA)	VLTR3(0x41DB)
0x00	0x27	0x8D	0x00

### 4.1.56 PLTR (Preferred Life Time Register)

#### [RO] [0x41DC-0x41DF] [0x0000\_0000]

PLTR is set to preferred life time field in prefix information option of RA (Router Advertisement) message received from a router (SLIR[RS] = 1 or SLIR[RA] = '1').

#### Ex) Preferred Life Time = 604800 (0x0009\_3A80)

PLTR0(0x41DC)	PLTR1(0x41DD)	PLTR2(0x41DE)	PLTR3(0x41DF)
0x00	0x09	0x3A	0×80

#### 4.1.57 PAR (Prefix Address Register)

#### [RO] [0x41E0-0x41EF] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]

PAR is set to prefix address field in prefix information option of RA (Router Advertisement) message received from a router (SLIR[RS] = 1 or SLIR[RA] = '1').

Ex) Prefix is "2001:2b8:10:1::"

PAR0(0x41E0)	PAR1(0x41E1)	PAR2(0x41E2)	PAR3(0x41E3)
0x20	0x01	0x02	0xb8
PAR4(0x41E4)	PAR5(0x41E5)	PAR6(0x41E6)	PAR7(0x41E7)
0x00	0x10	0x00	0x01
PAR8(0x41E8)	PAR9(0x41E9)	PAR10(0x41EA)	PAR11(0x41EB)
0×00	0x00	0x00	0x00
PAR12(0x41EC)	PAR13(0x41ED)	PAR14(0x41EE)	PAR15(0x41EF)
0x00	0x00	0x00	0x00

### 4.1.58 ICMP6BLKR (ICMPv6 Block Register)

#### [R=W] [0x41F0] [0x00]

ICMP6BLKR can selectively set blocking ICMPv6 packets such as PING6, Multicast Listener Discovery (MLD) Query, Router Advertisement (RA), Neighbor Advertisement (NA), and Neighbor Solicitation (NS). Block Packets can be received via IPRAW6 SOCKET.

7	6	5	4	3	2	1	0
			PING6	MLD	RA	NA	NS
			R=W	R=W	R=W	R=W	R=W



Bit	Symbol	Description
[7:5]	-	Reserved
		ICMPv6 Echo Request Block
4	PING6	1: Block Echo Request Packet
		0: Normal Operation
		ICMPv6 Multicast Listener Discovery(MLD) Query Block
3	MLD	1: Block Multicast Listener Discovery Query Packet
_		0: Normal Operation
		ICMPv6 Router Advertisement Block
2	RA	1: Block Router Advertisement Packet
		0: Normal Operation
		ICMPv6 Neighbor Advertisement Block
1	NA	1: Block Neighbor Advertisement Packet
		0: Normal Operation
		ICMPv6 Neighbor Solicitation Block
0	NS	1: Block Neighbor Solicitation Packet
		0: Normal Operation

## 4.1.59 CHPLCKR (Chip Lock Register) [w0] [0x41F4] [0x00]

CHPLCKR sets SYSR[CHPL].

If SYSR [CHPL] is 'Unlock', SYCRO and SYCR1 can be set.

Unlock	Lock
0xCE	Others

## 4.1.60 NETLCKR (Network Lock Register) [WO] [0x41F5] [0x00]

NETLCKR sets SYSR[NETL].

If SYSR [NETL] is 'Unlock', Network Configuration Registers (SHAR, GAR, SUBR, SIPR, LLAR, GUAR, SUB6R) can be set.

Unlock	Lock
0x3A	0xC5

### 4.1.61 PHYLCKR (PHY Lock Register)

[WO] [0x41F6] [0x00]

PHYLCKR sets SYSR[PHYL].

If SYSR[PHYL] is 'Unlock', PHYCRO and PHYCR1 can be set.



Unlock	Lock
0x53	Others

#### 4.1.62 RTR (Retransmission Time Register)

[R=W] [0x4200-0x4201] [0x07D0]

RTR sets the initial value of Sn\_RTR (SOCKET n Retransmission Time Register).

The unit is 100us.

It involves retransmission of packets (ARP/ND, TCP) with an RCR (Retransmission Counter Register). Refer to 7.7 Retransmission.

Ex) RTR = 5000 (0x1388) 5000\*100us = 0.5s

RTR0(0x4200)	RTR1(0x4201)	
0x13	0x88	

### 4.1.63 RCR (Retransmission Count Register) [R=W] [0x4204] [0x07]

RCR sets the initial value of Sn\_RCR (SOCKET n Retransmission Count Register).

It is involved in retransmission of packet (ARP/ND, TCP) with an RTR (Retransmission Time Register). Refer to 7.7 Retransmission.

### 4.1.64 SLRTR (SOCKET-less Retransmission Time Register) [R=W] [0x4208-0x4209] [0x07D0]

SLRTR sets the Retransmission Time of SLCR.

The unit is 100us.

If there is no response to the request packet transmitted by the SLCR, retransmission occurs. If the number of retransmissions exceeds the value specified in the SLRCR (SOCKET-less Retransmission Count Register), Timeout occurs (SLIR [TOUT] = '1').

Refer to 7.7 Retransmission.

Ex) SLRTR = 5000 (0x1388), 5000 \* 100us = 0.5s

SLRTR0(0x4208)	SLRTR1(0x4209)
0x013	0x88

### 4.1.65 SLRCR (SOCKET-less Retransmission Count Register) [R=W] [0x420C] [0x00]

The SLRCR sets the Retransmission Counter of the SLCR.

If the retransmission counter exceeds SLRCR, SLIR [TOUT] becomes '1'.

Refer to 7.7 Retransmission.



# 4.1.66 SLHOPR (Hop limit Register) [RW] [0x420F] [0x80]

Sets the HOP of ND Messages (NS, NA) transmitted by SLCR.

Ex) SLHOPR = 128 (0x80)

SLHOPR(0x420F)

0x80 (128)



### 4.2 SOCKET Register

### 4.2.1 Sn\_MR (SOCKET n Mode Register)

[R=W] [0x0000] [0x00]

Sn\_MR sets SOCKET mode and options. It must be set before SOCKET OPEN (Sn\_CR[OPEN] = '1').

7	6	5	4	3	2	1	0
MULTI/ MF	BRDB/ FPSH	ND/ MC/ SMB/ MMB	UNIB/ MMB6	P3	P2	P1	P0
R=W	R=W	R=W	R=W	R=W	R=W	R=W	R=W

Bit	Symbol	Description
Dic	Зуптос	MULTI: Multicast Mode
		It is valid when Sn_MR[3:0] is UDP4, UDP6 or UDPD.
		ref) 7.3.3 UDP Multicast
		0 : Disable UDP Multicast
		1 : Enable UDP Multicast
7	MULTI/	
	MF	MF: MAC Filter Enable
		It is valid when Sn_MR[3:0] is MACRAW mode.
		0 : Disable MAC Filter (Receive All Packets)
		1 : Enable MAC Filter (Receive only Multicast, Broadcast and Source
		MAC(SHAR) Address Packets)
		BRDB: Broadcast Block
		It is valid when Sn_MR[3:0] is UDP4, UDP6, UDPD or MACRAW mode.
		ref) 7.3.2 UDP Broadcast
		0 : Disable UDP Broadcast Block
		1 : Enable UDP Broadcast Block
6	BRDB/	
Ū	FPSH	FPSH: Force Push flag
		It sets PSH flag in DATA packet forcedly when Sn_MR[3:0] is TCP4,
		TCP6 or TCPD.
		0 : Disable Force PSH flag (Set PSH flag only in the last DATA Packet
		sent by SEND Command)
		1 : Enable Force PSH flag



		ND: No Delayed ACK
		It is valid when Sn_MR[3:0] is TCP4, TCP6 or TCPD.
		0 : Disable No Delayed ACK (Send ACK Packet after Sn_RTR)
		1: Enable No Delayed ACK (Send ACK Packet after receiving DATA
		Packet)
		ref) After Sn_CR[RECV], if SOCKET Window Size is smaller than MSS, ACK
		Packet sent immediately. And it is unrelated to ND.
		MC: Multicast IGMP Version
		MC bit is used when Sn_MR[3:0] is UDP4 and Sn_MR[MULTI] is '1'.
	ND/	0: Using IGMP version 2
5	MC/	1 : Using IGMP version 1
	SMB/ MMB	SMB: UDP6 Solicited Multicast Block
	WWWD	SMB bit is used when Sn_MR[3:0] is UDP6 or UDPD.
		It blocks receiving Packet sent to Solicited Multicast Address in W6300.
		,
		0 : Disable Solicited Multicast Block
		1 : Enable Solicited Multicast Block
		MMB: UDP4 Multicast Block in MACRAW Mode
		It is valid when Sn_MR [3:0] is MACRAW and Sn_MR [MF] is '1'.
		0 : Normal Mode
		1 : Block IPv4 Multicast
		UNIB : Unicast Block
		It is valid when Sn_MR[3:0] is UDP4, UDP6 or UDPD.
		ref) 7.3.5.2 UDP Block
		0 : Disable UDP Unicast Block
	UNIB/	1 : Enable UDP Unicast Block
4	MMB6	
		MMB6: UDP6 Multicast Block in MACRAW Mode
		It is valid when Sn_MR [3:0] is MACRAW and Sn_MR [MF] is '1'.
		0 : Normal Mode
		1 : Block IPv6 Multicast



	-					
		P[3:0]: Protoco It sets SOCKET P SOCKET 0.		<b>Mode</b> otocol Mode. MACRAW mode is only available o		
			P[3:0]	Protocol Mode		
			0000	SOCKET Closed		
			0001	TCP4		
[3:0]	P[3:0]		0010	UDP4		
			0011	IPRAW4		
			0111	MACRAW		
			1001	TCP6		
			1010	UDP6		
			1011	IPRAW6		
			1101	TCP Dual (TCPD)		
			1110	UDP Dual (UDPD)		

## 4.2.2 Sn\_PSR (SOCKET n Prefer Source IPv6 Address Register) [R=W] [0x0004] [0x00]

Sn\_PSR sets source IPv6 Address (SIP6) of SOCKET n.

Vaule	Symbol	Description			
-0x00	AUTO	Depending on destination IPv6 Address (DIP6), source IPv6 Address (SIP6) is automatically set.  If DIP6 is LLA, SIP6 is set as LLA.  If DIP6 is GUA, SIP6 is set as GUA.			
0x02	LLA	SIP6 is set as LLA.			
0x03	GUA	SIP6 is set as GUA.			

## 4.2.3 Sn\_CR (SOCKET n Command Register) [RW,AC] [0x0010] [0x00]

Sn\_CR sets SOCKET command bits. After a command operation, the command bit is automatically cleared. The next command bit cannot be operated before the previous command bit is cleared.



Value	Symbol	Description					
		OPEN Command  Before SOCKET OPEN Command, SOCKET mode must be set by Sn_MR.  After OPEN Command, Sn_SR describes SOCKET status as below.					
		Sn_MR (P[3:0])					
		Sn_MR_CLOSE('0000') SOCK_CLOSED(0x00)					
		Sn_MR_TCP('0001') SOCK_INIT(0x13)					
0x01	OPEN	Sn_MR_UDP('0010') SOCK_UDP(0x22)					
		Sn_MR_IPRAW('0011') SOCK_IPRAW(0x32)					
		S0_MR_MACRAW('0111') SOCK_MACRAW(0x42)					
		Sn_MR_TCP6('1001') SOCK_INIT(0x13)					
		Sn_MR_UDP6('1010')					
		Sn_MR_IPRAW6('1011') SOCK_IPRAW6(0x33)					
		Sn_MR_TCPD('1101') SOCK_INIT(0x13)					
		Sn_MR_UDPD('1110') SOCK_UDP(0x22)					
0x02	LISTEN	If SOCKET mode is TCP4, TCP6 or TCPD and Sn_SR is SOCK_INIT, SOCKET waits for 'TCP CLIENT' connection after LISTEN command.  ref) 7.2.1 TCP SERVER: LISTEN  TCP CONNECT Command					
0x04	CONNECT	If SOCKET mode is TCP4 or TCPD, and Sn_SR is SOCK_INIT, SOCKET requests the connection to 'TCP SERVER' after CONNECT command.  ref) 7.2.2 TCP CLIENT: CONNECT					
0x84	CONNECT6	TCP6 CONNECT Command  If SOCKET mode is TCP6 or TCPD, and Sn_SR is SOCK_INIT, SOCKET requests the connection to 'TCP SERVER' after CONNECT command.  ref) 7.2.2 TCP CLIENT: CONNECT					
0x08	DISCON	TCP DISCON Command  If SOCKET mode is TCP4, TCP6 or TCPD and Sn_SR is SOCK_ ESTABLISHED or SOCK_CLOSE_WAIT, SOCKET requests the disconnection (FIN Packet) to the connected destination.  ref) 7.2.1 TCP SERVER: Disconnected (Active Close)					
0x10	CLOSE	CLOSE Command  By CLOSE command, SOCKET is closed immediately and Sn_SR changes to SOCK_CLOSED regardless of the previous status.  * CAUTION: In TCP4, TCP6 and TCPD Mode, SOCKET is closed without sending FIN Packet					



		SEND Command				
0x20	SEND *	SOCKET sends DATA packets in TCP4, TCP6, TCPD, UDP4, UDPD, IPRAW4				
		and MACRAW mode.				
0xA0	SEND6 *	IPv6 SOCKET SEND Command				
UXAU	JLINDO	SOCKET sends DATA packets in UDP6, UDPD and IPRAW6 mode.				
		TCP SEND_KEEP Command				
		SEND_KEEP command is used only in TCP4, TCP6 and TCPD mode and It				
		is valid only in case HOST sent at least 1 Byte DATA before SEND_KEEP				
		command.				
0x22	CENID IVEED					
UXZZ	SEND_KEEP	SEND_KEEP command sends Keep Alive (KA) packet to peer for checking				
		if TCP connection is still valid. If ACK packet for KA packet is not				
		received, Sn_IR[TIMEOUT] occurs, and Sn_SR is set SOCK_CLOSED after				
		the configured retransmission time.				
		ref) 7.2.4.2 Keep Alive				
		SOCKET RECV Command				
		By RECV command, HOST can read data received in SOCKET n RX Buffer				
		block. Sn_RX_RD(SOCKET n Read Pointer Register) must be increased by				
0x40	RECV	the size of the read data.				
		ref) 4.2.28 Sn_RX_RSR (SOCKET n RX Received Size Register), 4.2.30				
		Sn_RX_WR (SOCKET n RX Write Pointer Register), 4.2.29 Sn_RX_RD (SOCKET				
		n RX Read Pointer Register)				

<sup>\*</sup> By SEND or SEND6 Commands, SOCKET sends DATA and the DATA size is calculated by Sn\_TX\_WR(SOCKET n TX Write Pointer Register) and Sn\_TX\_RD(SOCKET n TX Read Pointer Register). Sending DATA must not exceed

Sn\_TX\_FSR(SOCKET n TX Free Buffer Size Register) and HOST sets next SEND Command after Sn\_IR[SENDOK]

= '1'

<sup>\*</sup> In TCP4, TCP6, TCPD, UDP4, UDP6 and UDPD Mode, if the sending DATA exceeds MSS(Maximum Segment Size), the sending DATA is automatically divided by MSS and transmitted.

<sup>\*</sup> In IPRAW4, IPRAW6 and MACRAW Mode, HOST must divide DATA by MSS.

<sup>\*</sup> In TCP4, TCP6 and TCPD Mode, if SOCKET could not successfully send DATA (no receives ACK Packet) to Destination, SOCKET will be closed and Sn\_IR[TIMEOUT] & Sn\_SR[SOCK\_CLOSED] occurs.

<sup>\*</sup> In TCP4, TCP6, TCPD, UDP4, UDP6, UDPD, IPRAW4, IPRAW6 and MACRAW Mode, Sn\_TX\_FSR is increased by sent DATA Size after Sn\_IR[SENDOK] = '1'.



## 4.2.4 Sn\_IR (SOCKET n Interrupt Register) [RO] [0x0020] [0x00]

Sn\_IR describes the status of SOCKET n or the results of Sn\_CR.

If an event registered in Sn\_IR occurs and the corresponding masking bit in Sn\_IMR is set, SIR[Sn\_INT] is set by '1'.

7	6	5	4	3	2	1	0
-	-	-	SENDOK	TIMEOUT	RECV	DISCON	CON
			RO	RO	RO	RO	RO

Bit	Symbol	Description
[7:5]	-	Reserved
4	SENDOK	SEND OK Interrupt
<del>4</del>	SENDOK	It is set by '1' after Sn_CR[SEND] complete.
		TIMEOUT Interrupt
3	TIMEOUT	When the count of retransmission exceeds Sn_RCR (SOCKERT n
J	TIMEOUT	Retransmission Count Register) in ARP/ND or TCP communication, it is
		set by '1'.
	RECV	RECEIVED Interrupt
2		When SOCKET received DATA or when DATA still remained in SOCKET
		n buffer block after Sn_CR[RECV], it is set by '1'.
	DISCON	DISCONNECTED Interrupt
1		When SOCKET is received FIN, RST Packet or ACK packet for FIN packet
		sent by Sn_CR[DISCON], it is set by '1'.
		CONNECTED Interrupt
0	CON	When TCP connection is established by Sn_CR[CONNECT], Sn_CR
U	CON	[CONNECT6] or by receiving SYN packet from destination, it is set by
		<b>'1'</b> .

# 4.2.5 Sn\_IMR (SOCKET n Interrupt Mask Register) [R=W] [0x0024] [0xFF]

Sn\_IMR is used for the corresponding Sn\_IR bit mask.

7	6	5	4	3	2	1	0
-	-	-	SENDOK	TIMEOUT	RECV	DISCON	CON
-	-	-	R=W	R=W	R=W	R=W	R=W



Bit	Symbol	Description
[7:5]	-	Reserved
4	SENDOK	Sn_IR[SENDOK] Interrupt Mask
3	TIMEOUT	Sn_IR[TIMEOUT] Interrupt Mask
2	RECV	Sn_IR[RECV] Interrupt Mask
1	DISCON	Sn_IR[DISCON] Interrupt Mask
0	CON	Sn_IR[CON] Interrupt Mask

## 4.2.6 Sn\_IRCLR (Sn\_IR Clear Register) [WO] [0x0028] [0xFF]

Sn\_IRCLR clears the corresponding Sn\_IR bit.

Bit	Symbol	Description
[7:5]	-	Reserved
4	SENDOK	Sn_IR[SENDOK] Interrupt Clear
3	TIMEOUT	Sn_IR[TIMEOUT] Interrupt Clear
2	RECV	Sn_IR[RECV] Interrupt Clear
1	DISCON	Sn_IR[DISCON] Interrupt Clear
0	CON	Sn_IR[CON] Interrupt Clear

# 4.2.7 Sn\_SR (SOCKET n Status Register) [RO] [0x0030] [0x00]

Sn\_SR describes the status of SOCKET n. The status of SOCKET n is changed by SOCKET n command or sent/received DATA.

Value	Symbol	Description
0x00	SOCK_CLOSED	SOCKET n closed.
0x13	SOCK_INIT	SOCKET n opened in TCP Mode.
0x14	SOCK_LISTEN	SOCKET n is in TCP Mode and waits for Connection request.
0x17	SOCK_ESTABLISHED	SOCKET n is in TCP Mode and TCP Connection is completed.
0x1C	SOCK_CLOSE_WAIT	SOCKET n is in TCP Mode and received FIN Packet.
0x22	SOCK_UDP	SOCKET n opened in UDP Mode.
0x32	SOCK_IPRAW	SOCKET n opened in IPRAW Mode.
0x33	SOCK_IPRAW6	SOCKET n opened in IPRAW6 Mode.
0x42	SOCK_MACRAW	SOCKET n opened in MACRAW Mode.

The below table shows the temporary status indicated during changing the status of SOCKET.



	Value	Symbol	Description		
	0x15	SOCK_SYNSENT	The status of sending Connect-Request.		
	0x16	SOCK_SYNRECV	The status of receiving Connect-Request.		
	0x18	SOCK_FIN_WAIT			
•	0X1B	SOCK_TIME_WAIT	The status of closing SOCKET n.		
•	0X1D	SOCK_LAST_ACK			




Figure 4 State Diagram

# 4.2.8 Sn\_ESR (SOCKET n Extension Status Register) [RO] [0x0031] [0x00]

Sn\_ESR indicates SOCKET n extension status in TCP4, TCP6 and TCPD mode.

7	6	5	4	3	2	1	0
-	-	-	-	-	ТСРМ	SVR	GUA
-	-	-	-	-	RO	RO	RO

Bit	Symbol	Description
[7:3]	-	Reserved
2	ТСРМ	TCP Mode



		It describes TCP version after connection with Destination in TCPD
		Mode.
		0 : TCP4
		1 : TCP6
		TCP Operation Mode
1	TCPOP	0 : TCP Client
		1 : TCP Server
		IPv6 Address type
		It describes Source IPv6 Address of the sent packet in TCP6 and TCPD
0	IDAT	Mode.
0	IP6T	
		0:LLA
		1: GUA

## 4.2.9 Sn\_PNR (SOCKET n IP Protocol Number Register) [R=W] [0x0100] [0x0000]

In IPRAW4 and IPRAW6 mode, Sn\_PNR sets upper layer protocol number of IPv4, or next header of IPv6. Please refer to *Table 7* and *IANA\_Protocol Numbers* to set sn\_PNR.

DO NOT set as TCP(0x06) and UDP(0x11).

## 4.2.10 Sn\_TOSR (SOCKET n IP Type of Service Register) [R=W] [0x0104] [0x00]

Sn\_TOSR sets TOS (Type Of Service) of IPv4 header.

ref) <u>IANA\_IP Parameters</u>

\* CAUTION: W6300 does not support Traffic Class and Flow Label Field in IPv6 Header. Both will be fixed as '0'.

### 4.2.11 Sn\_TTLR (SOCKET n IP Time To Live Register) [R=W] [0x0108] [0x80]

Sn\_TTLR sets TTL(Time To Live) of IPv4 header or HOP limit field in IPv6 header. ref) <u>IANA\_IP\_Parameters</u>

## 4.2.12 Sn\_FRGR (SOCKET n Fragment Offset in IP Header Register)

[R=W] [0x010C-0x010D] [0x4000]

Sn\_FRGR sets Fragment Offset of IP Header.



\* CAUTION: Fragment field can be set to any values. But W6300 SOCKET does not perform fragmentation and does not process any fragmented received packet.

Ex) S0\_FRGR0 = 0x0000 (DO NOT fragment)

S0_FRGR0(0x010C)	S0_FRGR1(0x010D)	
0x00	0x00	

## 4.2.13 Sn\_MSSR (SOCKET n Maximum Segment Size Register) [R=W] [0x0110-0x0111] [0xFFFF]

Sn\_MSSR sets SOCKET n MSS (Maximum Segment Size) and it must be done before Sn\_CR[OPEN]. Each SOCKET mode has the MSS range. And if SOCKET n MSS set by Sn\_MSSR exceeds the MSS range, it automatically sets the maximum MSS in the MSS range.

Sn_MR[3:0]	Normal Range (NETMR2[PPPoE]='0')	PPPoE Range (NETMR2[PPPoE]='1')	
TCP 1~1460		1~1452	
TCP6 1~1440		1~1432	
UDP 1~1472		1~1464	
UDP6	1~1452	1~1444	
IPRAW	1~1480	1~1472	
IPRAW6 1~1460		1~1452	
MACRAW	1~1514		

Ex) SO\_MSSR = 1460 (0x05B4),

S0_MSSR0(0x0110)	S0_MSSR1(0x0111)
0x05	0xB4

# 4.2.14 Sn\_PORTR (SOCKET n Source Port Register) [R=W] [0x0114-0x0115] [0x0000]

Sn\_PORTR sets SOCKET n Source Port Number.

 $Ex) SO_PORTR = 5000 (0x1388)$ 

S0_PORTR0(0x0114)	S0_PORTR1(0x0115)
0x013	0x88



# 4.2.15 Sn\_DHAR (SOCKET n Destination Hardware Address Register)

#### [RW] [0x0118-0x11D] [0x0000\_0000\_0000]

Sn\_DHAR indicates the destination hardware address after the connection is established (Sn\_SR = SOCK\_ESTABLISHED) with the destination in TCP4, TCP6, TCPD mode.

Sn\_DHAR is set as multicast group hardware address when Sn\_MR[3:0] is UDP4 or UDP6 and Sn\_MR[MULTI] is '1'.

ref) 7.3.3 UDP Multicast

Ex) S0\_DHAR = "11:22:33:AA:BB:CC"

S0_DHAR0(0x0118)	S0_DHAR1(0x0119)	S0_DHAR2(0x011A)
0x11	0x22	0x33
S0_DHAR3(0x011B)	S0_DHAR4(0x011C)	S0_DHAR5(0x011D)
0xAA	0xBB	0xCC

## 4.2.16 Sn\_DIPR (SOCKET n Destination IPv4 Address Register) [RW] [0x0120-0x0123] [0x0000\_0000]

Sn\_DIPR indicates IPv4 destination address and depends on the protocol type in Sn\_MR[3:0].

Sn_MR[3:0]	Sn_MR[MULTI]	Sn_DIPR	
TCP4	Don't care	Set or Get Destination IPv4 Address	
TCPD	Don't care		
UDP4	0	Set Destination IPv4 Address	
UDPD	Don't care		
IPRAW4	Don't care		
UDP4	1	Set Multicast Group IPv4 Address	

ref) 7.3.3 UDP Multicast

 $Ex) SO_DIPR = "192.168.0.11"$ 

S0_DIPR0(0x0120)	S0_DIPR1(0x0121)	S0_DIPR2(0x0122)	S0_DIPR3(0x0123)
192 (0xC0)	168 (0xA8)	0 (0x00)	11 (0x0B)

### 4.2.17 Sn\_DIP6R (SOCKET n Destination IPv6 Address Register) [RW] [0x0130-0x013F] [0x0000\_0000\_0000\_0000\_0000\_0000\_0000]

Sn\_DIPR indicates IPv6 destination address and depends on the protocol type in Sn\_MR[3:0].

Sn_MR[3:0]	Sn_MR[MULTI]	Sn_DIP6R
TCP6	Don't care	Set or Get Destination IPv6 Address



TCPD	Don't care		
UDP6	0		
UDPD	Don't care	Set Destination IPv6 Address	
IPRAW6	Don't care		
UDP6	1	Set Multicast Group IPv6 Address	

ref) 7.3.3 UDP Multicast

#### Ex) Destination IP is "FE80::AB:CDEF"

S0_DIP6R0(0x0130)	S0_DIP6R1(0x0131)	S0_DIP6R2(0x0132)	S0_DIP6R3(0x0133)
0xFE	0x80	0x00	0x00
S0_DIP6R4(0x0134)	S0_DIP6R5(0x0135)	S0_DIP6R6(0x0136)	S0_DIP6R7(0x0137)
0x00	0x00	0x00	0x00
S0_DIP6R8(0x0138)	S0_DIP6R9(0x0139)	S0_DIP6R10(0x013A)	S0_DIP6R11(0x013B)
0x00	0x00	0x00	0x00
S0_DIP6R12(0x013C)	S0_DIP6R13(0x013D)	S0_DIP6R14(0x013E)	S0_DIP6R15(0x013F)
0x00	0xAB	0xCD	0xEF

## 4.2.18 Sn\_DPORTR (SOCKET n Destination Port Register) [RW] [0x0140-0x0141] [0x0000]

Sn\_DPORTR indicates destination port and depends on the protocol type in Sn\_MR[3:0].

Sn_MR[3:0]	Sn_MR[MULTI]	Sn_DPORTR	
TCP4	Don't care		
TCP6	Don't care	Set or Get Destination Port	
TCPD	Don't care		
UDP4	0		
UDP6	0	Set Destination Port	
UDPD	Don't care		
IPRAW4	Don't care		
IPRAW6	Don't care		
UDP4	1	Sat Multigast Craup Bort	
UDP6	1	Set Multicast Group Port	

In TCP4, TCP6 and TCPD mode, Sn\_DPORTR is set to the destination port or get the connected destination port.

In UDP4, UDP6, UDPD and IPRAW6 mode, Sn\_DPORTR is set to the peer's destination port. In UDP4 and UDP6 multicast mode, Sn\_DPORTR is set to the multicast group port.

ref) 7.3.3 UDP Multicast



 $Ex) SO_DPORTR = 5000 (0x1388),$ 

S0_DPORTR0(0x0140)	S0_DPORTR1(0x0141)
0x13	0x88

# 4.2.19 Sn\_MR2 (SOCKET n Mode register 2) [R=W] [0x0144] [0x00]

Sn\_MR2 sets SOCKET n option like Sn\_MR.

7	6	5	4	3	2	1	0
	-	-	-	-		DHAM	FARP
						R=W	R=W

Bit	Symbol	Description
[7:2]	-	Reserved
		Destination Hardware address Mode
		It sets destination hardware address of Ethernet frame to be sent when
		Sn_MR[3:0] is not MACRAW mode.
1	DHAM	
		0: Destination hardware address is set to the address obtained
		through ARP-process.
		1: Destination hardware address is set to the value in Sn_DHAR.
		Force ARP
		When Sn_MR is UDP4, UDP6, UDPD, IPRAW4 and IPRAW6 mode, SOCKET
		n performs ARP/ND-process on every Sn_CR[SEND] or Sn_CR[SEND6].
		When Sn_MR is TCP4, TCP6, TCPD and the TCP operation mode is "TCP
		SERVER", the ARP/ND-process is performed before sending the
		SYN/ACK packet.
0	FARR	
0	FARP	The destination hardware address obtained by ARP-process is used as
		the destination hardware address of packet to be sent.
		0 : Disable
		1 : Enable
		*CAUTION In case of DHAM = '1', Even if ARP/ND-process performs, the
		destination hardware address is set as Sn_DHAR.



## 4.2.20 Sn\_RTR (SOCKET n Retransmission Time Register) [R=W] [0x0180-0x0181] [0x0000]

Sn\_RTR sets SOCKET n retransmission time and the unit is 100us. If Sn\_RTR is '0', it is initialized by Sn\_CR[OPEN] = '1' with the value of RTR.

Refer to 7.7 Retransmission.

Ex) S0\_RTR = 5000 (0x1388), 5000 \* 100us = 0.5s

S0_RTR0(x0180)	S0_RTR1(0x0181)
0x013	0x88

## 4.2.21 Sn\_RCR (SOCKET n Retransmission Count Register) [R=W] [0x0184] [0x00]

Sn\_RCR sets SOCKET n retransmission counter. If Sn\_RCR is '0', it is initialized by Sn\_CR[OPEN] = '1' with the value of RCR.

Refer to 7.7 Retransmission.

## 4.2.22 Sn\_KPALVTR (SOCKET n Keep Alive Time Register) [R=W] [0x0188] [0x00]

Sn\_KPALVTR sets SOCKET n TCP Keep Alive (KA) time, and the unit is 5 sec. When Sn\_SR is SOCK\_ESTABLISHED and SOCKET n sends over 1 Byte DATA, SOCKET n is valid to send KA packet. If Sn\_KPALVRT is '0', SOCKET n only sends KA packet by Sn\_CR[SENDKEEP].

Ex) S0\_KPALVTR = 10 (0x0A), 10 \* 5s = 50s



### 4.2.23 Sn\_TX\_BSR (SOCKET n TX Buffer Size Register) [R=W] [0x0200] [0x04]

Sn\_TX\_BSR sets SOCKET n TX Buffer size to 0, 1, 2, 4, 8, 16 or 32KB.

If it sets to the other value or the total size of Sn\_TX\_BSR exceeds 32KB, it causes a malfunction in buffer read/write access process.

Value (Dec)	0	1	2	4	8	16	32
Buffer size	0KB	1KB	2KB	4KB	8KB	16KB	32KB



Ex) SO\_TX\_BSR= 4 Kbytes

S0\_TX\_BSR(0x0200) 0x04

## 4.2.24 Sn\_TX\_FSR (SOCKET n TX Free Buffer Size Register) [R0] [0x0204-0x205] [0x0000]

Sn\_TX\_FSR indicates the free size in SOCKET n buffer block.

In UDP, IPRAW and MACRAW mode,

Sn\_TX\_FSR = Sn\_TX\_BSR - | Sn\_TX\_WR<sup>(1)</sup> - Sn\_TX\_RD<sup>(2)</sup> |

In TCP mode,

Sn\_TX\_FSR = Sn\_TX\_BSR - | Sn\_TX\_WR - Internal Pointer<sup>(3)</sup> |

- (1) SOCKET n TX Write Pointer Register
- (2) SOCKET n TX Read Pointer Register
- (3) TCP ACK Pointer managed by W6300

Make sure sending DATA size does not exceed the size in sn\_TX\_FSR.

Ex)  $S0_TX_FSR = 1024 (0x0400)$ 

S0_TX_FSR0(0x0204)	S0_TX_FSR1(0x0205)
0x04	0x00

### 4.2.25 Sn\_TX\_RD (SOCKET n TX Read Pointer Register) [RO] [0x0208-0x0209] [0x00000]

Sn\_TX\_RD is initialized by Sn\_CR[OPEN].

By Sn\_CR [SEND], SOCKET sends DATA, which is stored from Sn\_TX\_RD to Sn\_TX\_WR in SOCKET n TX Buffer. After sending DATA, Sn\_IR [SENDOK] is set, and Sn\_TX\_RD is automatically increased by sent data size. If the auto-increment Sn\_TX\_RD exceeds the maximum value 0xFFFF of the 16-bit offset address and the Carry bit (17<sup>th</sup> bit) occurs, the carry bit is ignored and automatically set to the lower 16 bits value.

Ex) S0\_TX\_RD = 0xd4b3

S0_TX_RD0(0x0208)	S0_TX_RD1(0x0209)
0xd4	0xb3

### 4.2.26 Sn\_TX\_WR (SOCKET n TX Write Pointer Register) [RW] [0x020C-0x20D] [0x0000]

Sn\_TX\_WR is initialized by Sn\_CR[OPEN].

To send DATA, Sn\_TX\_WR is processed as the following procedure.



- 1. HOST reads the start address to store the sending DATA from Sn\_TX\_WR.
- 2. HOST stores the sending DATA from the start address in SOCKET n TX buffer.
- 3. HOST increases Sn\_TX\_WR by the size of the sending DATA. If the value of Sn\_TX\_WR exceeds 0xFFFF(the maximum value of 16bits Offset Address), the carry bit(17<sup>th</sup> bit) will be ignored and the value of Sn\_TX\_WR must be set to the lower 16bits Offset Address.
- 4. HOST sets Sn\_CR[SEND] to send the stored DATA to SOCKET n TX buffer.

Ex) S0\_TX\_WR = 0x0800

S0_TX_WR0(0x020C)	S0_TX_WR1(0x020D)
0x08	0x00

## 4.2.27 Sn\_RX\_BSR (SOCKET n RX Buffer Size Register) [R=W] [0x0220] [0x04]

Sn\_RX\_BSR sets SOCKET n RX Buffer Size to 0, 1, 2, 4, 8, 16 or 32KB.

If the total size of SOCKET n RX buffer exceeds 16KB, it causes a malfunction in buffer read/write access process.

Value (Dec)	0	1	2	4	8	16	32
Buffer size	0KB	1KB	2KB	4KB	8KB	16KB	32KB

Ex) SO\_RX\_BSR = 8 Kbytes

### 4.2.28 Sn\_RX\_RSR (SOCKET n RX Received Size Register) [R0] [0x0224-0x0225] [0x0000]

Sn\_RX\_RSR indicates the size of received DATA in SOCKET n RX buffer.

In TCP, UDP, IPRAW and MACRAW mode,  $Sn_RX_RSR = | Sn_RX_WR^{(1)} - Sn_RX_RD^{(2)}|$ 

(1) SOCKET n RX Write Pointer Register

(2) SOCKET n RX Read Pointer Register

Ex) S0\_RX\_RSR = 2048 (0x0800)

S0_RX_RSR0(0x0224)	S0_RX_RSR1(0x0225)
0x08	0x00



## 4.2.29 Sn\_RX\_RD (SOCKET n RX Read Pointer Register) [RW] [0x0228-0x229] [0x0000]

Sn\_RX\_RD is initialized by Sn\_CR[OPEN]. The received DATA in SOCKET n RX buffer is read or updated as the following procedure.

- 1. HOST reads the start address of the received DATA from Sn\_RX\_RD in SOCKET n RX buffer.
- 2. HOST reads the received DATA from the start address.
- 3. HOST increases Sn\_RX\_RD by the read DATA size. If the value of increasing Sn\_RX\_RD exceeds 0xFFFF(the maximum value of 16bits offset address), the carry bit(17<sup>th</sup> bit) will be ignored, and the value of Sn\_RX\_RD must be set to the lower 16bits offset address.
- 4. HOST sets Sn\_CR[RECV] to free SOCKET n RX buffer up by the size of DATA read.

Ex) S0\_RX\_RD =1536(0x0600)

S0_RX_RD0(0x0228)	S0_RX_RD1(0x0229)
0x06	0x00

## 4.2.30 Sn\_RX\_WR (SOCKET n RX Write Pointer Register) [RO] [0x022C-0x022D] [0x0000]

Sn\_RX\_WR indicates the last address of the received DATA in SOCKET n TX buffer block. Sn\_RX\_WR is initialized by Sn\_CR [OPEN] and automatically increased by receiving DATA size. If the incremented Sn\_RX\_WR exceeds the maximum value 0xFFFF of the 16-bit offset address and the carry bit (17<sup>th</sup> bit) occurs, the carry bit is ignored and automatically set to the lower 16 bits value.

Ex) S0\_RX\_WR = 1536(0x0600)

S0_RW_WR0(0x022C)	S0_RW_WR1(0x022D)
0x06	0x00



### 5. HOST Interface Mode

For communication with HOST, W6300 supports QSPI(Quad Serial peripheral Interface) and Parallel BUS I/F. By MOD[3:0].

QSPI consists of CSn, SCLK, QD0, QD1, QD2 and QD3. And parallel BUS consists of control signal (CSn, WRn, RDn, INTn), address(2bits) and data bits(8bits).

### 5.1 QSPI Mode

In case where MOD[3:0] is set to '0000', QSPI mode is activated, and it operates as QSPI slave mode. W6300 can be connected to HOST as shown *Figure 5*, *Figure 6* and *Figure 7* in according to its QSPI operation mode.




Figure 5 Quad SPI mode (QD0,1,2,3 pins are bidirectional)




Figure 6 Dual SPI mode (QD0, QD1 pins are bidirectional)






Figure 7 Single SPI mode (QDO, QD1 pins operated as MOSI, MISO)

W6300 supports SPI mode 0 and mode 3 as shown in Figure 8 below.

Data is always sampling on the rising edge of SCLK and toggling on the falling edge of SCLK.

QD[0:3] signals always transmit or receive in sequence from MSB to LSB every SCLK.




Figure 8 SPI Mode 0 & Mode 3

# 5.1.1 QSPI Frame

W6300 communicates with HOST in QSPI frame and QSPI frame consists of Instruction phase, address phase, control phase, Dummy phase and data phase as shown in Figure 9, Figure 10 and Figure 11 as the below.






Figure 9 Quad SPI Frame Format




Figure 10 Dual SPI Frame Format




Figure 11 Single SPI Frame Format

The Instruction Phase selects the Block to which the Offset Address specified in the Address Phase belongs and specifies the Read/Write Access Mode and QSPI Mode (Single/Dual/Quad). Address Phase specifies 16bits Offset Address for Register and TX/RX Memory of W6300. Dummy Phase is always fixed by 1 byte size in QSPI Format.



# 5.1.1.1 Instruction Phase

The Instruction Phase consists of 8 bits including QSPI Mode Bits[2:0] and Block Select Bits[4:0]. These bits determine the QSPI Mode and W6300 Register or Memory R/W and must be received sequentially by 1 bit from MSB to LSB regardless of QSPI Mode.

7	6	5	4	3	2	1	0
MOD1	MOD0	RWB	BSB4	BSB3	BSB2	BSB1	BSB0

Bit	Symbol	Descripti	Description					
		QSPI Mode Bits						
		Set the QSPI (Quad/Dual/Single) Mode.						
		MOD						
7-6	MOD[1:0]	11		Reserved				
		10	-	SPI Mode				
		01		SPI Mode				
		00	Single	e SPI Mode				
		Read/Wr	rite Access Bits					
			Sets the QSPI Read/Write Access Mode.					
5	RWB	0 : Read						
		1 : Write	1 : Write					
		Block Selection Bits						
		W6300 has 1 common register, 8 SOCKET n register and TX/RX buffer						
		block for each SOCKET.						
		The block is selected by BSB[4:0] as shown in the table below.						
		The most significant three bits indicate SOCKET which is from 0 to 7.						
		The least significant two bits indicate what kind of subblocks are SOCKET block.				in the		
4.0	DCD	SOCKET	Dlock.					
4~0	BSB		BSB[4:2]	BSB[1:0]	Block			
			555[1.2]	00	Common Register			
				01	SOCKET 0 Register			
			000	10	SOCKET 0 TX Buffer			
				11	SOCKET 0 RX Buffer			
			25.1	00	Reserved			
			001		SOCKET 1 Register			



	-	10	SOCKET 1 TX Buffer
		11	SOCKET 1 RX Buffer
		00	Reserved
	010	01	SOCKET 2 Register
	010	10	SOCKET 2 TX Buffer
		11	SOCKET 2 RX Buffer
		•	
		•	
		00	Reserved
	111	01	SOCKET 7 Register
	111	10	SOCKET 7 TX Buffer
		11	SOCKET 7 RX Buffer
For exar	example, if SOCKET 2 register block is indicated, it is BS		
'010' an	d BSB[1:0] = '01'		

#### 5.1.1.2 Address Phase

Address phase indicates 16bits offset address of W6300 common register, SOCKET registers and SOCKET n TX/RX buffer block.

The 16bits offset address is transferred from MSB to LSB sequentially.

W6300 SPI BUS interface supports sequential data read/write which offsets the address automatically and increases by 1 after every 1byte read or write.

# 5.1.1.3 Dummy

The Dummy Phase is used to provide additional latency between the Address Phase and the Data Phase, allowing internal access time for read operations.

Regardless of the SPI mode selected — **Single, Dual, or Quad** — the Dummy Phase is fixed to **8 bits**.

In all modes, these 8 dummy bits are transmitted after the Address Phase and before the Data Phase, as illustrated in the timing diagrams above.

- In Single SPI mode, the 8 dummy bits are transferred over the QDO line.
- In Dual SPI mode, they are transferred simultaneously over QD0 and QD1 (4 bits per line).
- In Quad SPI mode, the 8 bits are transferred in parallel over QD0 to QD3 (2 bits per line).

This consistent dummy length ensures uniform timing behavior across SPI modes.



# 5.1.1.4 Data Phase

QSPI supports Variable Length Data Mode (VDM), which allows the HOST to transmit data of arbitrary length. In Single SPI Mode, it is transmitted over the QDO or QD1 signal sequentially from MSB to LSB. Dual SPI Mode uses QDO and QD1 as bidirectional data lines for both Read/Write Access operations. Quad SPI Mode uses QDO, QD1, QD2, and QD3 for bidirectional data communication in MSB-First mode.

Example) 1 byte of data transfer in Dual SPI Mode

Clock 1: b7, b6 -> QD1, QD0 Clock 2: b5, b4 -> QD1, QD0 Clock 3: b3, b2 -> QD1, QD0 Clock 4: b1, b0 -> QD1, QD0

Example) 1 byte of data transfer by HOST in Quad SPI Mode

Clock 1: b7, b6, b5, b4 -> QD3, QD2, QD1, QD0 Clock 2: b3, b2, b1, b0 -> QD3, QD2, QD1, QD0

# 5.2 Parallel BUS Mode

If the Pin MOD[3:0] is set to '010X', W6300 operates as parallel BUS mode. HOST and W6300 are connected as shown Figure 12 below.




Figure 12 HOST Interface in Parallel BUS Mode

In Parallel BUS mode, HOST can access the below registers through BUS control signals such as ADDR[1:0], DAT[7:0], CSn, RDn, and WRn.

HOST can indirectly read/write a register of W6300 though these registers, like SPI format.



Table 3 Parallel Mode Address Value

ADDR[1:0] Symbol Description    IDM_ARH   Indirect Mode High Address Register   It is most significant byte of the 16bit offset address   Indirect Mode Low Address Register   It is the least significant byte of the 16bit offset address   Indirect Mode Block Select Register   It can select to the block such as below.    IDM_ARL   IDM_ARL   Indirect Mode Block Select Register   It can select to the block such as below.    IDM_EST   Id=13		Table 3 Parallel Mode Address Value						
IDM_ARH   It is most significant byte of the 16bit offset address	ADDR[1:0]	Symbol	Description					
It is most significant byte of the 16bit offset address  Indirect Mode Low Address Register It is the least significant byte of the 16bit offset address  Indirect Mode Block Select Register It can select to the block such as below.  [7:5] [4:3] [2:0] Description  00 Common Register SOCKET 0 Register SOCKET 0 RX Buffer SOCKET 0 RX Buffer SOCKET 1 TX Buffer SOCKET 2 TX Buffer SOCKET 1 TX Buffer SOCKET 1 TX Buffer SOCKET 2 TX Buffer SOCKET 3 TX Buffer SOCKET 7 TX Buffer	00	IDW VBH	Indirect Mode I					
It is the least significant byte of the 16bit offset address   Indirect Mode Block Select Register		IUM_ANTI	It is most significant byte of the 16bit offset address					
It is the least significant byte of the 16bit offset address   Indirect Mode Block Select Register	01	IDW VDI	Indirect Mode Low Address Register					
It can select to the block such as below.   [7:5]		IDM_ANL	It is the least si	is the least significant byte of the 16bit offset address				
Total column   Tota			Indirect Mode I	Block Sele	ct Register			
10			It can select to	the block	such as belo	w.		
10			[7:5]	[4:3]	[2:0]	Description		
10				00		Common Register		
10			000	01		SOCKET 0 Register		
10			000	10		SOCKET 0 TX Buffer		
10				11		SOCKET 0 RX Buffer		
10 IDM_BSR		IDM_BSR		00	Reserved	Reserved		
10			001	01		SOCKET 1 Register		
11				10		SOCKET 1 TX Buffer		
O10   SOCKET 2 Register	10			11		SOCKET 1 RX Buffer		
10   SOCKET 2 TX Buffer			010	00		Reserved		
10 SOCKET 2 TX Buffer SOCKET 2 RX Buffer  : : Reserved  111 BDM_DR  10 SOCKET 2 TX Buffer  SOCKET 2 TX Buffer  SOCKET 7 RX Buffer  SOCKET 7 RX Buffer  SOCKET 7 RX Buffer  SOCKET 7 RX Buffer				01		SOCKET 2 Register		
i:    OO				10		SOCKET 2 TX Buffer		
111 O1 Reserved SOCKET 7 Register 10 SOCKET 7 TX Buffer 11 IDM_DR Indirect Mode Data Register				11		SOCKET 2 RX Buffer		
111 O1 Reserved SOCKET 7 Register 10 SOCKET 7 TX Buffer 11 IDM_DR Indirect Mode Data Register								
111 Reserved SOCKET 7 TX Buffer 11 IDM_DR Indirect Mode Data Register				00		Reserved		
10 SOCKET 7 TX Buffer 11 SOCKET 7 RX Buffer 11 IDM_DR Indirect Mode Data Register			111	01	Dosomiad	SOCKET 7 Register		
Indirect Mode Data Register  11 IDM_DR			'''	10	reserved	SOCKET 7 TX Buffer		
11   IDM_DR				11		SOCKET 7 RX Buffer		
אטאים אינער   Data	11	Indirect Mode Data Register						
		וטא_טג	Data					



# 5.2.1 Parallel BUS Data Write




Figure 13 Parallel BUS N-Bytes Data Write Access

*Figure 13* shows N-Byte data written through parallel BUS. HOST asserts CSn to LOW during N-bytes data transmission and if it is done, HOST de-asserts CSn to HIGH.

In writing access, HOST should toggle WRn every BUS transition.

HOST transmits '00' on ADDR[1:0] to indicate that ADDRH is on DAT[7:0], and then '01' on ADDR[1:0] & ADDRL on DAT[7:0], '10' on ADDR[1:0] & BS on DAT[7:0], '11' on ADDR[1:0] & DATA on DAT[7:0].

If there are more than one byte DATA, '11' on ADDR[1:0] and a DATA on DAT[7:0] can be followed continuously.

# 5.2.2 Parallel BUS Data Read




Figure 14 Parallel Mode Continuous Read Access

Figure 14 shows N-Byte data read through parallel BUS. HOST asserts CSn to LOW during N-bytes data read and if it is done, HOST de-asserts CSn to HIGH.

In read access, HOST should toggle WRn for controlling BUS and toggle RDn for reading DATA, every BUS transition.

HOST transmits '00' on ADDR[1:0] to indicate that ADDRH is on DAT[7:0], and then '01' on ADDR[1:0] & ADDRL on DAT[7:0], '10' on ADDR[1:0] & BS on DAT[7:0].



After transmitting three bytes, HOST transmits '11' on ADDR[1:0] to read DATA on DAT[7:0]. If there are more than one byte DATA to read, HOST can transmit continuously '11' on ADDR[1:0], and reads a DATA on DAT[7:0].

# 6. Version Description

# 6.1 Major and minor version structure

The W6300 provides three read-only identification registers that represent the chip's version and family classification:

- CIDRO (0x0000) and CIDR1 (0x0001) form the Major Chip ID, which is fixed to 0x6100. This value identifies the W6x00 chip family that supports IPv6 functionality.
- CIDR2 (0x0004) provides the Minor Chip ID, which differentiates specific chips within the W6x00 family.

For the W6300, CIDR2 is fixed to 0x11, uniquely identifying this chip.

# 6.2 How to read the Full chip version in software

To determine the specific chip version (e.g., 0x6111 for W6300), the software combines CIDRO and CIDR1 as the upper byte and CIDR2 as the lower byte.

```
getCIDR():
{
    /* Major chip version */
    CIDR0 = 0x61
    CIDR1 = 0x00
    /* Minor chip version */
    CIDR2 = 0x11

    /* get Full version using Major and Minor version */
    uint16_t Chip_version
    Chip_version = (uint16_t)(((CIDR0 | ((CIDR2 & 0x0F) << 1)) << 8) + CIDR1)
}</pre>
```



# Functional Description

W6300 can process internet connectivity by simply manipulating some registers. This section shows how to set relative registers for W6300 initialization, using specific protocols like TCP, UDP, IPRAW and MACRAW, and other functions.

# 7.1 Initialization

This shows the initialization of network information and TX/RX buffer memory.

# 7.1.1 Network Information Setting

It sets the basic network information for IPv4 or IPv6.

```
Network Configuration Unlock:
{
    /* Network Unlock before setting Network Information */
    NETLCKR = 0x3A;
Source Hardware Address:
    /* Source Hardware Address, 11:22:33:AA:BB:CC */
    SHAR[0:5] = \{ 0x11, 0x22, 0x33, 0xAA, 0xBB, 0xCC \};
IPv4 Network Information:
    /* Gateway IP Address, 192.168.0.1 */
    GAR[0:3] = \{ 0xC0, 0xA8, 0x00, 0x01 \};
    /* Subnet MASK Address, 255.255.255.0 */
    SUBR[0:3] = \{ 0xFF, 0xFF, 0xFF, 0x00 \};
    /* IP Address, 192.168.0.100 */
    SIPR[0:3] = \{0xC0, 0xA8, 0x00, 0x64\};
IPv6 Network Information:
   /* Link Local Address, FE80::1322:33FF:FEAA:BBCC */
```



```
LLAR[0:15] = \{ 0xFE, 0x80, 0x00, 0x01, 0x00, 0
                                                                                                                                                                         0x13, 0x22, 0x33, 0xFF, 0xFE, 0xAA, 0xBB, 0xCC };
                                         /* Global Unicast Address, 2001:0DB8:E001::1222:33FF:FEAA:BBCC */
                                        GUAR[0:15] = \{ 0x20, 0x01, 0x0D, 0xB8, 0xE0, 0x01, 0x00, 0
                                                                                                                                                                                  0x13, 0x22, 0x33, 0xFF, 0xFE, 0xAA, 0xBB, 0xCC };
                                         /* IPv6 Subnet Mask Address, FFFF:FFF:: */
                                        SUB6R[0:15] = { 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF
                                                                                                                                                                                  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 \};
                                         /* IPv6 Gateway Address, FE80::1322:33FF:FE44:5566 */
                                        GA6R[0:15] = \{ 0xFE, 0x80,0x00, 0x00, 0x
                                                                                                                                                                                  0x13, 0x22, 0x33, 0xFF, 0xFE, 0x44, 0x55, 0x66 };
}
 Network Configuration Lock:
                                         /* Network Lock before set Network Information */
                                        NETLCKR = Any value except 0x3A;
}
```

# 7.1.2 SOCKET TX/RX Buffer Size Setting

Users need to define SOCKET n TX/RX buffer size by setting Sn\_TX\_BSR/Sn\_RX\_BSR before SOCKET is opened.

SOCKET n TX/RX buffer size can be set to 0, 1, 2, 4, 8, 16 or 32KB but the total size of TX or RX buffer should not exceed 32KB each.

```
In case of, assign 2Kbytes RX/TX buffer per SOCKET

{

// set Base Address of TX/RX buffer for SOCKET n

TxTotalSize = 0; // for check the total size of SOCKET n TX Buffer

RxTotalSize = 0; // for check the total size of SOCKET n RX Buffer

for (n=0; n<7; n++) {
```



```
Sn_TX_BSR = 4; // assign 4 Kbytes TX buffer per SOCKET

Sn_RX_BSR = 4; // assign 4 Kbytes RX buffer per SOCKET

TxTotalSize = TxTotalSize + Sn_TX_BSR;

RxTotalSize = RxTotalSize + Sn_RX_BSR;

If( TxTotalSize > 32 or RxTotalSize > 32 ) goto ERROR; // invalid Total Size

} // end for
}
```

# 7.2 TCP

TCP (Transmission Control Protocol) is a bidirectional data transmission protocol based on a 1:1 connection-oriented communication in the transport layer. TCP provides communication between applications which are designated by port numbers.

TCP 1:1 communication needs the connection process such as transmitting connection request to peer or receiving connection request from peers. In this connection process, the side transmitting connection request is called 'TCP CLIENT' and the other side receiving connection request is called 'TCP SERVER.' TCP provides reliable, ordered, and error-checked delivery of stream data between peer systems. 'TCP SERVER' and 'TCP CLIENT' keep the connection and send / receive data until the TCP connection is terminated.




Figure 15 TCP SERVER and TCP CLIENT



# 7.2.1 TCP SERVER




Figure 16 TCP SERVER Operation Flow

#### OPEN

Open the SOCKET n as TCP4 or TCP6 mode.

```
TCP Mode: TCP4, TCP6
{
START:
     Sn_MR[3:0] = '0001'; /* set TCP4 Mode */
     // Sn_MR[3:0] = '1001'; /* set TCP6 Mode */

Sn_PORTR[0:1] = {0x13,0x88}; /* set PORT Number, 5000(0x1388) */
     Sn_CR[OPEN] = '1'; /* set OPEN Command */
     while(Sn_CR != 0x00); /* wait until OPEN Command is cleared*/

     /* check SOCKET Status */
     if(Sn_SR != SOCK_INIT) goto START;
}
```



#### LISTEN

SOCKET n is listening as 'TCP SERVER' by Sn\_CR [LISTEN] command. Users can check it by reading Sn\_SR (SOCK\_LISTEN).

```
{
    Sn_CR = LISTEN; /* set LISTEN Command */
    while(Sn_CR != 0x00); /* wait until LISTEN Command is cleared*/

    if(Sn_SR != SOCK_LISTEN) goto OPEN; /* check SOCKET Status */
}
```

#### • ESTABLISHED?

'TCP SERVER' remains LISTEN status (Sn\_SR=SOCK\_LISTEN) until receiving SYN Packet. If 'TCP SERVER' receives SYN packet from 'TCP CLIENT', it transmits SYN/ACK packet to 'TCP CLIENT' and the connection between 'TCP SERVER' and 'TCP CLIENT' is established if it receives ACK packet.

When the connection is established, Sn\_IR[CON] interrupt occurs, and Sn\_SR value is changed to SOCK\_ESTABLISHED. And users can read the destination address from the Sn\_DIPR or Sn\_DIP6R register.

```
First method:

{
    /* check SOCKET Interrupt */
    if(Sn_IR[CON] == '1')
    {
        Sn_IRCLR[CON] = '1'; /* clear SOCKET Interrupt */
            goto Received DATA?; /* or goto Send DATA?; */
    } // end if
    else if(Sn_IR[TIMEOUT] == '1') goto Timeout?;

    /* check destination address */
    if(Sn_MR[3:0] == TCP6 Mode)
        destination_addr[0:15] = Sn_DIP6R;
    else if(Sn_MR[3:0] == TCP4 Mode)
        destination_addr[0:3] = Sn_DIPR;
}

Second method:
{
```



#### Receive DATA?

Users can know whether DATA on SOCKET n is received by reading Sn\_IR[RECV] or Sn\_RX\_RSR.

```
First method :
{
    /* check SOCKET RX buffer Received Size */
    if (Sn_RX_RSR > 0) goto Receiving Process;
}

Second method :
{
    /* check SOCKET RECV Interrupt bit */
    if (Sn_IR[RECV] == '1')
    {
        Sn_IRCLR[RECV] = '1'; /* clear SOCKET Interrupt */
        goto Receiving Process;
    } // end if
}
```

#### • Receiving Process

This is the reading process received data from SOCKET n RX buffer block.

After reading received data, users must increase Sn\_RX\_RD by data read size and make W6300 update the RX buffer by issuing Sn\_CR[RECV] command. If data still remains in SOCKET n RX buffer block after Sn\_CR[RECV] command, then Sn\_IR[RECV] interrupts occur again to inform user that data remains in the buffer.



```
{
    /* get Received size */
    get_size = Sn_RX_RSR;

    /* calculate SOCKET n RX Buffer Size */
    gSn_RX_MAX = Sn_RX_BSR * 1024;

    /* calculate Read Offset Address */
    get_start_address = Sn_RX_RD;

    /* copy get_size of get_start_address to destination_address */
    memcpy(get_start_address, destination_address, get_size);

    /* increase Sn_RX_RD as get_size */
    Sn_RX_RD += get_size;

    /* set RECV Command */
    Sn_CR[RECV] = '1';
    while(Sn_CR != 0x00); /* wait until RECV Command is cleared */
}
```

#### • Send DATA? / Sending Process

This is sending the process of data.

After writing data to SOCKET n TX buffer, users should increase Sn\_TX\_WD by written data size and make W6300 transmit data by setting Sn\_CR[SEND]. Users should not make the next data transmission process until Sn\_IR[SENDOK] interrupt occurs. Also, Sn\_IR[TIMEOUT] interrupt can occur during data transmission. Refer to 7.7 Retransmission.

The occurrence of Sn\_IR[SENDOK] interrupt depends on SOCKET count, data size and network traffic.

Transmission data size should not exceed SOCKET n TX buffer size. Data larger than MSS will split into multiple MSS units.

```
{
    /* calculate SOCKET n TX Buffer Size */
    gSn_TX_MAX = Sn_TX_BSR * 1024;

    /* check the Max Size of DATA(send_size) & Free Size of SOCKET n TX
    Buffer(Sn_TX_FSR) */
```



```
if( send_size > gSn_TX_MAX ) send_size = gSn_TX_MAX;
    while(send_size > Sn_TX_FSR); // wait until SOCKET n TX Buffer is free */
    /* If you don't want to wait TX Buffer Free
    send_size = Sn_TX_FSR; // write DATA as Size of Free Buffer
    */
    /* calculate Write Offset Address */
    get_start_address = Sn_TX_WR;
    /* copy get_size of get_start_address to destination_address */
    memcpy(get_start_address, destination_address, send_size);
    /* increase Sn_TX_WR as send_size */
    Sn_TX_WR += send_size;
    /* set SEND and SEND6 Command in each TCP and TCP6 Mode */
    Sn_CR = SEND; /* set SEND command in TCP Mode */
    while(Sn_CR != 0x00); /* wait until SEND or SEND6 Command is cleared */
    /* wait until SEND or SEND6 Command is completed or Timeout is occurred */
    while(Sn_IR[SENDOK] == '0' and Sn_IR[TIMEOUT] = '0');
    /* clear SOCKET Interrupt*/
    if(Sn_IR[SENDOK] == '1') Sn_IRCLR[SENDOK] = '1';
    else
                            goto Timeout?;
}
```

#### • Received FIN (Passive Close)

This is the passive close process.

When W6300 receives FIN packet from peers, Sn\_IR[DISCON] interrupt occurs and Sn\_SR value will change to SOCK\_CLOSE\_WAIT.

```
First Method:
{
    If(Sn_SR == SOCK_CLOSE_WAIT) goto Disconnecting Process;
}
Second Method:
{
    If(Sn_IR[DISCON] == '1') goto Disconnecting Process;
```



}

#### • Disconnected (Active Close)

This is the active close process.

It transmits the FIN packet to peer.

```
{
    Sn_CR[DISCON] = '1';    /* send FIN Packet */
    while(Sn_CR != 0x00);    /* wait until DISCON Command is cleared */
    goto Disconnecting Process;
}
```

#### Disconnecting Process

In passive close, if SOCKET n receives FIN packet from peers and it doesn't have data to transmit anymore, it transmits FIN packet and closes.

In active close, SOCKET transmits FIN packet to peer and waits for FIN packet from peer. It closes when it receives FIN packet from peers. If there is no response to FIN packet within the whole retransmission time, Sn\_IR[TIMEOUT] interrupt occurs.

```
Passive Close: /* received FIN Packet from Destination */
{
    Sn_CR = DISCON; /* send FIN Packet */
    while(Sn_CR != 0x00); /* wait until DISCON Command is cleared */
    /* wait unit ACK Packet is received */
    while(Sn_IR[DISCON] == '0' and Sn_IR[TIMEOUT] == '0');
    if (Sn_IR[DISCON] == '1')
    {
        Sn_IRCLR[DISCON] = '1';  /* clear Interrupt */
        goto CLOSED;
    else goto Timeout?;
Active Close: /* sent FIN Packet to Destination */
{
    /* wait until FIN Packet is received */
    while(Sn_IR[DISCON] == '0' and Sn_IR[TIMEOUT] == '0');
    if (Sn_IR[DISOCN] == '1')
```



```
{
    Sn_IRCLR[DISCON] = '1';  /* clear Interrupt */
    goto CLOSED;
}
else goto Timeout?;
}
```

#### • Timeout?

If there is no response to SYN/DATA/FIN packet, retransmission process works. When retransmission is failed, Sn\_IR[TIMEOUT] interrupt occurs. Refer to 7.7 Retransmission.

```
{
    /* check TIMEOUT Interrupt */
    if(Sn_IR[TIMEOUT] == '1')
    {
        Sn_IRCR[TIMEOUT] = '1'; /* clear Interrupt */
        goto CLOSE;
    }
}
```

#### • CLOSE

SOCKET n turns to CLOSE by disconnecting process, Sn\_IR[TIMEOUT] or Sn\_CR[CLOSE].

```
{
    /* Wait until SOCKET n is closed */
    while(Sn_SR != SOCK_CLOSED);
}
```



# 7.2.2 TCP CLIENT




Figure 17 TCP CLIENT Operation Flow

#### • OPEN

Refer to 7.2.1 TCP SERVER: OPEN

# • CONNECT

SOCKET n operates as 'TCP CLIENT' by Sn\_CR[CONNECT].

It transmits SYN packet to 'TCP SERVER' by Sn\_CR[CONNECT] or Sn\_CR[CONNECT6].

```
Sn_MR[3:0] = TCP4:
{
    /* set destination IP address, 192.168.0.11 */
    Sn_DIPR[0:3] ={ 0xC0, 0xA8, 0x00, 0x0B};
    /* set destination PORT number, 5000(0x1388) */
    Sn_DPORTR[0:1] = {0x13, 0x88};

Sn_CR = CONNECT; /* set CONNECT command in TCP Mode */
```



#### • ESTABLISHED?

After transmitting SYN packet, TCP CLIENT' maintains status SOCK\_SYNSENT until receiving SYN/ACK packet from 'TCP SERVER'. When receiving SYN/ACK packet which is transferred from 'TCP SERVER', the connection process between 'TCP SERVER' and 'TCP CLIENT' is completed. If the connection is completed, Sn\_IR[CON] interrupt occurs, and Sn\_SR is changed to SOCK\_ESTABLISHED. Users can know the destination address through the Sn\_DIPR or Sn\_DIP6R register.

Refer to 7.2.1 TCP SERVER: ESTABLISHED?

#### Others flow

Refer to 7.2.1 TCP SERVER: ESTABLISHED?

## **7.2.3 TCP DUAL**

SOCKET provides TCP Dual (TCPD) mode based on IP version 4 or 6.

When the SOCKET that is opened in TCPD Mode operates as 'TCP DUAL SERVER' by Sn\_CR [LISTEN], whether it works as TCP4 or TCP6 is determined according to the IP version of connected destination.

When operating as 'TCP DUAL CLIENT', whether it operates as TCP4 or TCP6 is determined by Sn\_CR[CONNECT] or Sn\_CR[CONNECT6].

When the connection is established, the HOST can know whether the SOCKET operates as TCP4 or TCP6 through checking Sn\_ESR[TCPM].



# 7.2.3.1 TCP DUAL SERVER

'TCP DUAL SERVER' operation flow is same to Figure 16.

#### OPEN

Open SOCKET n as TCPD mode.

```
TCP Mode: TCP4, TCP6, TCPD
{
START:
    Sn_MR[3:0] = '1101'; /* set TCPD Mode */

    Sn_PORTR[0:1] = {0x13,0x88}; /* set PORT Number, 5000(0x1388) */
    Sn_CR[OPEN] = '1'; /* set OPEN Command */
    while(Sn_CR != 0x00); /* wait until OPEN Command is cleared */

    /* check SOCKET Status */
    if(Sn_SR != SOCK_INIT) goto START;
}
```

#### • Others flow

Refer to 7.2.1 TCP SERVER

# 7.2.3.2 TCP DUAL CLIENT

'TCP DUAL CLIENT' operation flow is same to Figure 17.

#### • OPEN

Refer to 7.2.3.1 TCP DUAL SERVER: OPEN

#### • CONNECT

By Sn\_CR[CONNECT] or Sn\_CR[CONNECT6], SOCKET n sends SYN packet to destination.

```
TCP4:
{
    /* set destination IP address, 192.168.0.11 */
    Sn_DIPR[0:3] ={ 0xC0, 0xA8, 0x00, 0x0B};
    /* set destination PORT number, 5000(0x1388) */
    Sn_DPORTR[0:1] = {0x13, 0x88};
```



#### • Others flow

Refer to 7.2.1 TCP SERVER

# 7.2.4 Other Functions

# 7.2.4.1 TCP SOCKET Options

Before SOCKET n opens by Sn\_CR[OPEN] command, users need to set SOCKET option with Sn\_MR and Sn\_MR2.

• No Delayed ACK: Sn\_MR[ND] = '1'

No Delayed ACK option is for sending ACK packet without any delay when it received DATA from peer.

Delayed ACK : Sn\_MR[ND] = '0'

If No Delayed ACK option is cleared, SOCKET responses ACK packet to data from peer when time in RTR elapsed or when TCP window size becomes smaller than the configured MSS by Sn\_CR[RECV] command.

• Force PSH Flag : Sn\_MR[FPSH] = '1'

If Force PSH option is set, SOCKET puts PSH flag in every DATA packet to be transmitted.



#### • Auto PSH Flag: Sn\_MR[FPSH] = '0'

If Force PSH option is cleared, SOCKET places the PSH flag in the last DATA packet sent by Sn\_CR[SEND].

# Destination Hardware Address by Sn\_DHAR: Sn\_MR2[DHAM] = '1' If Sn\_MR2[DHAM] is set, ARP/ND-process is skipped and Sn\_DHAR is used as destination hardware address.

# Destination Hardware Address by ARP: Sn\_MR2[DHAM] = '0' In 'TCP SERVER' mode, destination hardware address is acquired from received SYN packet. In 'TCP CLIENT' mode, destination hardware address is acquired from ARP/ND-process.

#### Destination Hardware Address by Sn\_DHAR : Sn\_MR2[FARP] = '1'

In 'TCP SERVER' mode, ARP process is performed before responding to a SYN / ACK packet to the SYN packet received from the "TCP client". And the address acquired from ARP/ND-process is used as the destination hardware address.

If Sn\_MR2 [DHAM] is also set, ARP/ND-process is performed but the Sn\_DHAR is used as the destination hardware address.

#### Destination Hardware Address Mode by ARP : Sn\_MR2[FARP] = '0'

In 'TCP SERVER' mode, destination hardware address is acquired from received SYN packet. In 'TCP CLIENT' mode, destination hardware address is acquired from ARP/ND-process.

# 7.2.4.2 Keep Alive

Keep Alive (KA) is to retransmit the last 1 byte of the already transmitted DATA packet to check whether the connection is valid. Data size of 1 byte or more must be transmitted before using Keep Alive function. If there is no response to KA packet within the whole retransmission time, Sn\_IR[TIMEOUT] interrupt occurs.

The period of KA packet transmission is set in Sn\_KPALVTR. If Sn\_KPALVTR is set to zero, KA packet is able to be transmitted by Sn\_CR[SEND\_KEEP] command.



# 7.3 UDP

UDP (User Datagram Protocol) is a datagram communication protocol and doesn't guarantee stability in transport layer above the IP layer. It also uses port numbers to distinguish applications to communicate. UDP can communicate with more than one peer and doesn't require the connection process. On the other hand, UDP may have data loss and receives data from any peers because UDP has no guaranteed reliability. UDP Communication is divided to Unicast, Broadcast, and Multicast by data transmission/reception coverage.

Figure 18 shows UDP Operation Flow.




Figure 18 UDP Operation Flow

# 7.3.1 UDP Unicast

UDP Unicast is a communication method where the sender is one and receiver is one. Before data transmission, SOCKET performs the ARP/ND-process. In the ARP/ND-process, Sn\_IR[TIMEOUT] interrupt can occur. Refer to 7.7 Retransmission.

If Sn\_MR2[DHAM] is set, ARP/ND-process is skipped and Sn\_DHAR is used as destination hardware address.

UDP Unicast operation flow is the same with Figure 18.

#### OPEN

Open SOCKET n to UDP4 or UDP6 mode.




#### Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

#### • Receiving Process

UDP mode SOCKET can receive DATA packets from more than one peer. The received DATA packet is stored in SOCKET n RX buffer block with "PACKET INFO" as shown in *Figure 19*. HOST must read DATA from SOCKET n RX buffer in the format of *Figure 19*. If the received DATA is fragmented or bigger than SOCKET n RX buffer free size, it is discarded.



\* DATA SIZE is only the size of UDP DATA

Figure 19 Received DATA in UDP Mode SOCKET RX Buffer Block

PACKET INFO	Description	
IPv6	0: UDP/IPv4 Packet is received	
IPVO	1 : UDP/IPv6 Packet is received	
BRD/ALL	0: Others	

Table 4 Parameter Description in PACKET INFO



-	1 : Broadcast/All-node-Multicast Packet is received
MUL	0 : Others
MUL	1 : Multicast Packet is received
0	Always '0'
11.4	0 : GUA
LLA	1:LLA
DATA Length	*UDP DATA Length
	If UDP4 packet is received, save Destination IPv4
Destination IP	Address (4 Byte)
Address	If UDP6 packet is received, save the Destination IPv6
	Address (16 Byte)
Destination Port	Destination Part Number
Number	Destination Port Number

```
UDP4 Mode:
{
    /* receive PACKINFO */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = 8 bytes;
    /* extract Destination IP, Port, Size in PACKET INFO */
    data_Info = destination_address[0] & "11111000";
    data_size = (destination_address[0] & "00000111" << 8) + destination_address[1];</pre>
    if( data_info & '10000000' == 0 ) /* Is Destination IPv4 Address? */
        dest_ip[0:3] = destination_address[2:5];
        dest_port = (destination_address[6] << 8) + destination_address[7];</pre>
    /* read UDP DATA */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = data_size;
UDP6 Mode:
{
    /* receive PACKINFO */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = 20 bytes;
    /* extract Destination IP, Port, Size in PACKET INFO */
    data_Info = destination_address[0] & "11111000";
    data_size = (destination_address[0] & "00000111" << 8) + (destination_address[1];</pre>
    if( data_info & '1000000' ! = 0) /* Is Destination IPv6 Address? */
```



```
{
    dest_ip[0:15] = destination_address[2:17];
    dest_port = (destination_address[18] << 8) + destination_address[19];
}
/* read UDP DATA */
goto 7.2.1 TCP SERVER: Receiving Process with get_size = data_size;
}</pre>
```

#### • Send DATA? / Sending Process

Refer to 7.2.1 TCP SERVER: Send DATA? / Sending Process

```
UDP4 Mode
{
    /* set destination IP address, 192.168.0.11 */
    Sn_DIPR[0:3] = {0xC0, 0xA8, 0x00, 0x0B};
    /* set destination PORT number, 5000(0x1388) */
    Sn_DPORTR[0:1] = {0x13, 0x88};

goto 7.2.1 TCP SERVER: Sending Process with Sn_CR[SEND];
}

UDP6 Mode
{
    /* set destination IP address, FE80::10D:FC:34A:EF90 */
    Sn_DIP6R[0:15] = {0xFE, 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x0D, 0x00, 0xFC, 0x03, 0x4A, 0xEF, 0x90};
    /* set destination PORT number, 5000(0x1388) */
    Sn_DPORTR[0:1] = {0x13, 0x88};

goto 7.2.1 TCP SERVER: Sending Process with Sn_CR[SEND6];
}
```

### • Complete Sending? / Timeout?

When HOST sends data to a destination at the beginning or a different destination, the ARP process is performed prior to transmitting DATA packet. In the ARP Process, if there is no response to ARP request from peers within the whole retransmission time, Sn\_IR[TIMEOUT] interrupt occurs.

Unlike TCP, UDP SOCKET does not close by Sn\_IR[TIMEOUT] because it supports 1:N communication.

Refer to 7.7 Retransmission.



```
{
    /* check TIMEOUT Interrupt */
    if(Sn_IR[TIMEOUT] == '1')
    {
        Sn_IR[TIMEOUT] = '1'; /* clear TIMEOUT Interrupt */
        goto Finished?;
    }
}
```

#### • Finished? / CLOSE

Closed by Sn\_CR[CLOSED].

```
{
    Sn_CR = CLOSE; /* set CLOSE Command */
    while(Sn_CR != 0x00); /* wait until CLOSE Command is cleared*/

    /* wait until SOCKET n is closed */
    while(Sn_SR == SOCK_CLOSED);
}
```

# 7.3.2 UDP Broadcast

UDP Broadcast is a communication method where the sender transmits data to all on the same network.

There are two types of broadcasting; all node broadcasting for all nodes in the network and subnet broadcasting for the nodes having the same subnet in the network.

In UDP6 mode, using FF02::01 address, which is an all-node multicast address, makes the same action as all-node broadcasting of UDP4.

#### • OPEN

Refer to 7.3.1 UDP Unicast: OPEN

#### • Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

#### • Receiving Process

Refer to 7.3.1 UDP Unicast: Receiving Process



#### Send DATA? / Sending Process

Set destination address for UDP4 broadcasting and UDP6 all-node multicasting

```
UDP4 All Node Broadcasting:
{
              /* set broadcast address, 255.255.255.255 */
              Sn_DIPR[0:3] = \{0xFF, 0xFF, 0xFF, 0xFF\};
              /* set Destination PORT Number, 5000(0x1388) */
              Sn_DPORTR[0:1] = \{0x13,0x88\};
              goto 7.2.1 TCP SERVER: Sending Process with Sn_CR[SEND];
UDP4 Subnet Broadcasting: Assume SIPR = "192.168.0.10" & SUBR = "255.255.255.0"
{
              /* set Broadcast Address, 192.168.0.255 */
              Sn_DIPR[0:3] = \{0xC0, 0xA8, 0x00, 0xFF\};
              /* set Destination PORT Number, 5000(0x1388) */
              Sn_DPORTR[0:1] = \{0x13,0x88\};
              goto 7.2.1 TCP SERVER: Sending Process with Sn_CR[SEND];
UDP6 All-Node Multicasting:
{
              /* set destination IP address, FF02::01 */
              Sn_DIP6R[0:15] = \{0xFF, 0x02, 0x00, 0x00
                                                                      0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01;
              /* set Destination PORT Number, 5000(0x1388) */
              Sn_DPORTR[0:1] = \{0x13,0x88\};
              goto 7.2.1 TCP SERVER: Sending Process with Sn_CR[SEND];
```

#### • Complete sending? / Timeout?

Refer to 7.3.1 UDP Unicast: Complete Sending? / Timeout?

#### • Finished? / CLOSE

Refer to 7.3.1 UDP Unicast: Finished? / CLOSE



# 7.3.3 UDP Multicast

UDP multicast is a communication method where the sender is one and receiver is a group. In IPv4 mode, the multicast-group address range is 224.0.0.0 ~ 239.255.255.255 (Ref *IANA\_Multicast Address*) and the corresponding hardware address address is 01:00:5E:00:00:00 ~ 01:00:5E:FF:FF: When setting the multicast hardware address, its least significant 23 bits should be same as the multicast-group address. (Ref *rfc1112*)

In IPv6 mode, set the multicast-group address like *Figure 20*. The UDP multicast operation flow is the same to *Figure 18*.




Figure 20 IPv6 Multicast-Group Address Format

Table 5 Parameters of Flags in IPv6 Multicast Address

Flags	Description		
0	0 Always '0'		
	1 : Embedded RP		
R	0 : No embedded RP		
	* If R = '1', P must be '1'		
	1 : Based on Unicast Network Prefix		
Р	0 : Not based on Unicast Network Prefix		
	* If P = '1', T must be '1'		
т	1 : Temporary address(Local assigned)		
<u>'</u>	0 : Permanent address(IANA assigned)		

Table 6 Definition of Scope in IPv6 Multicast Address

Scope	Description		
1	Node		
2	Link		
3	Subnet		
4	Admin		
5	Site		
8	Organization		
E	Global		



#### OPEN

Before Sn\_CR [OPEN] command, multicast-group information and Sn\_MR[MULTI] must be set. In UDP4 multicast mode, IGMP (Internet Group Management Protocol) JOIN message is transmitted by Sn\_CR[OPEN] command. IGMP version is set as version 1 or version 2 by Sn\_MR[MS].

In UDP6 multicast mode, join a multicast-group using MLDv1.

```
UDP4 Multicast Mode:
{
START:
              /* set Multicast-Group hardware address, 01:00:5E:00:00:64 */
             Sn_DHAR[0:5] = \{0x01, 0x00, 0x5E, 0x00, 0x00, 0x64\};
              /* set Multicast-Group IP Address, 224.0.0.100 */
             Sn_DIPR[0:3] = \{0xE0, 0x00, 0x00, 0x64\}
              /* set Multicast-Group PORT Number, 3000(0x0BB8) */
             Sn_DPORTR[0:1] = \{0x0B, 0xB8\};
             Sn_MR[MULTI] = '1'; /* set UDP Multicast */
              /* set IGMP Version
                    Sn_MR[MC] = '1' : IGMPv1,
                    Sn_MR[MC] = '0' : IGMPv2 */
             Sn_MR[MC] = '1';
             goto 7.3.1 UDP Unicast: OPEN(UDP Mode)
UDP6 Multicast Mode:
{
START:
             /* set Multicast-Group hardware Address, 33:33:00:AB:34:56 */
             Sn_DHAR[0:5] = \{0x33, 0x33, 0x00, 0xAB, 0xCD, 0xEF\};
             /* set Multicast-Group IP Address, FF02::100:00AB:CDEF */
             Sn_DIP6R[0:15] = \{0xFF, 0x02, 0x00, 0x00
                                                                   0x00, 0x00, 0x00, 0x01, 0x00, 0xAB, 0xCD, 0xEF};
             /* set Multicast-Group PORT Number, 3000(0x0BB8) */
             Sn_DPORTR[0:1] = \{0x0B, 0xB8\};
             Sn_MR[MULTI] = '1'; /* set UDP Multicast */
```



```
goto 7.3.1 UDP Unicast: OPEN(UDP6 Mode)
}
```

Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

• Receiving Process

Refer to 7.3.1 UDP Unicast: Receiving Process

Send DATA? / Sending Process

Refer to 7.3.1 UDP Unicast: Sending Process

• Complete sending? / Timeout?

Refer to 7.3.1 UDP Unicast: Complete Sending? / Timeout?

• Finished? / CLOSE

Refer to 7.3.1 UDP Unicast: Finished? / CLOSE

#### **7.3.4 UDP DUAL**

SOCKET provides UDP dual (UDPD) mode based on W6300 Dual Stack (IPv4 / IPv6). SOCKETs opened in UDPD mode can transmit/receive all UDP4/UDP6 packets.

UDP4 data and UDP6 data can be transmitted by Sn\_CR[SEND] and Sn\_CR[SEND6] respectively and received UDP4 data and UDP6 data can be distinguished by 'PACKET INFO' of the received packet.

The UDPD operation flow is same as Figure 18.

### • OPEN

Open the SOCKET n to UDP Dual mode.

```
UDP6 Mode
{
START :
     Sn_MR[3:0] = '1110'; /* set UDPD Mode */

     /* set Source PORT Number, 5000(0x1388) */
     Sn_PORTR[0:1] = {0x13, 0x88};

     Sn_CR[OPEN] = '1'; /* set OPEN Command */
     while(Sn_CR != 0x00); /* wait until OPEN Command is cleared */
```



```
/* check SOCKET for UDPD Mode */
if(Sn_SR != SOCK_UDP) goto START;
}
```

#### Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

#### • Receiving Process

UDP dual mode SOCKET can receive UDP4 / UDP6 packets from one or more destinations, and the received data packets are stored in SOCKET n RX buffer with 'PACKET INFO'. HOST can know the IP version, transmission method, and destination information of received data packet from the 'PACKET INFO'.

HOST must read data from SOCKET n RX buffer in the format of *Figure 19*. If the received data is fragmented or bigger than SOCKET n RX buffer free size, it is discarded.

Refer to Figure 19 and Table 4

```
{
    /* extract upper 2 bytes in PACKINFO */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = 2 bytes;
    data_size = (destination_address[0] & "00000111" << 8) + destination_address[1];</pre>
    /*
      check UDP4 or UDP6 DATA Packet, extract Destination IP, Port, Size in PACKE INFO
    if(destination_address[0] & "10000000" == 0) /* UDP4 DATA Packet */
    {
         goto 7.2.1 TCP SERVER: Receiving Process with get_size = 6 bytes;
         dest_ip[0:3] = destination_address[0:3];
         dest_port = (destination_address[4] << 8) + destination_address[5];</pre>
    }
    else /* UDP6 DATA Packet */
    {
         goto 7.2.1 TCP SERVER: Receiving Process with get_size = 18 bytes;
         dest_ip[0:15] = destination_address[0:15];
         dest_port = (destination_address[16] << 8) + destination_address[17];</pre>
    }
    /* read UDP DATA */
```



goto 7.2.1 TCP SERVER : Receiving Process with get\_size = data\_size;

#### Send DATA? / Sending Process

Refer to 7.3.1 UDP Unicast: Send Data? / Sending Process

#### • Complete sending? / Timeout?

Refer to 7.3.1 UDP Unicast: Complete Sending? / Timeout?

#### • Finished? / CLOSE

Refer to 7.3.1 UDP Unicast: Finished? / CLOSE

#### 7.3.5 Other Functions

# 7.3.5.1 UDP Mode SOCKET Options

Before Sn\_CR[OPEN] command, SOCKET option can be set by Sn\_MR and Sn\_MR2.

- Destination Hardware Address by Sn\_DHAR: Sn\_MR2[DHAM]= '1'

  ARP/ND-process is skipped and Sn\_DHAR is used as the destination hardware address.
- Destination Hardware Address by ARP: Sn\_MR2[DHAM]= '0'

The destination hardware address of UDP data to be transmitted is used as the acquired address from ARP/ND-process.

• Force ARP: Sn\_MR2[FARP]= '1'

ARP/ND-process is performed whenever UDP DATA packet is transmitted by Sn\_CR[SEND] or Sn\_CR[SEND4].

If Sn\_MR2 [DHAM] is also set, ARP/ND-process is performed but the Sn\_DHAR is used as the destination hardware address.

Auto ARP: Sn\_MR2[FARP]= '0'

ARP/ND-process is performed when the first UDP data packet is transmitted or when the destination is changed.

#### 7.3.5.2 UDP Block

In UDP Mode, Unicast and Broadcast packets can be received. But Broadcast packets are blocked if Sn\_MR[BRDB] is set to '1'.

In UDP Multicast mode, Unicast, Broadcast and Multicast packets can be received. But if Sn\_MR[UNIB] or Sn\_MR[BRDB] are set to '1', Unicast or Broadcast packets are blocked respectively.



These block bits must be set before Sn\_CR[OPEN] command.

Sn_MR[MULTI]	Sn_MR[BRDB]	Sn_MR[UNIB]	Unicast	Multicast	Broadcast
0	0	Don't Care	0	Х	0
0	1	Don't Care	0	Х	Х
1	0	0	0	0	0
1	0	1	Х	0	0
1	1	0	0	0	Х
1	1	1	Х	0	Х

In UDP6 or UDPD mode, Solicited Multicast packet is blocked when Sn\_MR[SMB] is set to '1'.

# 7.3.5.3 Port Unreachable Block

W6300 automatically transmits destination port unreachable packet to the sender when a sender transmits a UDP packet to a port that didn't open on W6300. But it could be a target for port scan attack.

In UDP4 or UDP6, port unreachable packet is blocked by setting NET4MR[UNRB] = '1' or NET6MR[UNRB] = '1'.

# **7.4 IPRAW**

IPRAW supports protocol communication shown in Table 7 among various upper protocols (Refer to <u>IANA\_Protocol Numbers</u>) defined in the internet protocol layer.

When SOCKET n is opened as IPRAW4 or IPRAW6, Sn\_PNR configures the value of field or IPv6 extension header. SOCKET n cannot communicate by using a protocol different from the protocol set in Sn\_PNR.

Table 7 Internet Protocol supported in IPRAW Mode

	••					
Protocol	Number	Semantic	Support			
HOPOPT	0	IPv6 Hop-by-Hop Option	0			
ICMP	1	Internet Control Message Protocol	0			
IGMP	2	Internet Group Management	0			
IPv4 4 IPv4 encapsulation TCP 6 Transmission Control UDP 17 User Datagram IPv6 41 IPv6 encapsulation		IPv4 encapsulation	0			
		Transmission Control	Х			
		User Datagram	X			
		IPv6 encapsulation	0			
ICMP6	58	ICMP for IPv6	0			
others	-	Other Protocols	0			



In the case of Sn\_PNR = ICMP in IPRAW4 mode, Auto PING reply to PING-request from a sender is not supported. PING-request packet is stored in SOCKET n RX buffer block for IPRAW. It should be processed by users.

In the case of Sn\_PNR = ICMP6 in IPRAW6 mode, Auto reply packet transmission to echo Request, NA (Neighbor Advertisement), NS (Router Advertisement) and RA (Router Advertisement) can be blocked via ICMP6BLKR setting. Blocked packets are not stored in SOCKET n RX Buffer.

Figure 21 shows the SOCKET n operation flow in IPRAW4/IPRAW6 mode.




Figure 21 IPRAW Operation Flow

#### OPEN

Open SOCKET n as IPRAW4 or IPRAW6 mode.

```
IPRAW4 Mode:

{
START:

Sn_PNR = protocol_num; /* set Protocol Number */

Sn_MR[3:0] = '0011'; /* set IPRAW4 Mode */

Sn_CR[OPEN] = '1'; /* set OPEN Command */
while(Sn_CR != 0x00); /* wait until OPEN Command is cleared */

/* check SOCKET for IPRAW6 Mode */
```



```
if(Sn_SR != SOCK_IPRAW6) goto START;
}
IPRAW6 Mode :
{
START :
    Sn_PNR = protocol_num;    /* set Protocol Number(Next Header) */
    Sn_MR[3:0] = '1001';    /* set IPRAW6 Mode */
    Sn_CR[OPEN] = '1';    /* set OPEN Command */
    while(Sn_CR != 0x00);    /* wait until OPEN Command is cleared */
    /* check SOCKET for IPRAW Mode */
    if(Sn_SR != SOCK_IPRAW) goto START;
}
```


#### • Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

### • Receiving Process

IPRAW4/IPRAW6 mode receives IP DATA packets from one or more senders. To distinguish each sender, DATA packet is stored in the SOCKET n RX buffer block with preceding 'PACKET INFO' as shown in *Figure 22* or *Figure 23*. 'PACKET INFO' has different formats according to IPRAW4/IPRAW6 mode as shown in *Table 8* and *Table 9*.

If the received DATA is larger than SOCKET n RX buffer free size, it is discarded. Thus, the HOST must be read in unit of *Figure 22 or Figure 23*.




\* IPRAW DATA is only the size of DATA in Recevied Packet

Figure 22 Received DATA in IPRAW4 Mode SOCKET RX Buffer Block

Table 6 parameters of FACKET IN 6 III FRAW4 Mode			
PACKET INFO Description			
DATA Length	The length of *IPRAW DATA		
Destination IPv4 Address	Destination IPv4 Address (4 Byte)		

Table 8 parameters of 'PACKET INFO' in IPRAW4 Mode





\* IPRAW DATA is only the size of DATA in Recevied Packet

Figure 23 Received DATA in IPRAW6 Mode SOCKET RX Buffer Block

Table 9 parameters of 'PACKET INFO' in IPRAW6 Mode

PACKET INFO	Description
IPv6	If an IPv6 Packet is received, set to '1'
ALL	If All Node Packet is received, set to '1'
MUL	If Multicast Packet is received, set to '1'
GUA	If Destination Address is GUA, set to '1'
LLA	If the Destination Address is LLA, set to '1'
DATA Length	The length of *IPRAW DATA
Destination IPv6 Address	Destination IPv6 Address (16 Byte)

```
IPRAW4 Mode:

{
    /* receive PACKINFO */
    goto 7.2.1 TCP S: Receiving Process with get_size = 6;

    /* extract Destination DATA Size, IP Address in PACKET INFO*/
    data_size = (destination_address[0] << 8) + destination_address[1];
    dest_ip[0:3] = destination_address[2:5];

    /* read UDP DATA */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = data_size;
}

IPRAW6 Mode:

{
    /* receive PACKINFO */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = 18;

    /* extract Destination Information, DATA Size, IP Address in PACKET INFO */
    data_Info = destination_address[0] & "11111000";
    data_size = (destination_address[0] & "00000111" << 8) + (destination_address[1];
```



```
dest_ip[0:15] = destination_address[2:17];

/* read UDP DATA */
goto 7.2.1 TCP SERVER: Receiving Process with get_size = data_size;
}
```

### • Sending DATA? / Sending Process

Data to send must not exceed SOCKET n TX buffer free size. If data size is larger than MSS, HOST must split the lager data into multiple MSS units.

MSS of IPRAW6 mode cannot be larger than 1460, MSS of IPRAW mode cannot be larger than 1480.

### • Complete sending? / Timeout?

ARP/ND-process is performed before first DATA packet is sent to by Sn\_CR[SEND] or Sn\_CR[SEND6] or before DATA packet is sent to different destination from the previous destination.

In ARP/ND-process, Sn\_IR[TIMEOUT] may occur and the corresponding DATA packet is discarded. Since IPRAW4 or IPRAW6 supports 1:N communication like as UDP, SOCKET n doesn't close even if Sn\_IR[TIMEOUT] occurs (Refer to 7.7 Retransmission).

```
{
    /* check TIMEOUT Interrupt */
    if(Sn_IR[TIMEOUT] == '1')
```



```
{
    Sn_IR[TIMEOUT] = '1';  /* clear TIMEOUT Interrupt */
    goto Finished?;
}
```

#### • Finished? / CLOSE

In case that there is no more data to send, close SOCKET n by Sn\_CR[CLOSE].

```
{
    Sn_CR = CLOSE;    /* set CLOSE Command */
    while(Sn_CR != 0x00);    /* wait until CLOSE Command is cleared*/

    /* wait until SOCKET n is closed */
    while(Sn_SR == SOCK_CLOSED);
}
```

### 7.4.1 Other Functions

## 7.4.1.1 IPRAW Mode SOCKET Options

In the process of opening SOCKER n as IPRAW4/IPRAW6 mode, SOCKET option is set via Sn\_MR and Sn\_MR2.

- Destination Hardware Address by Sn\_DHAR: Sn\_MR2[DHAM]= '1'

  ARP/ND-process is skipped and Sn\_DHAR is used as the destination hardware address.
- Destination Hardware Address by ARP: Sn\_MR2[DHAM]= '0'
   The destination hardware address of IPRAW data to be transmitted is used as the acquired address from ARP/ND-process.
- Force ARP: Sn\_MR2[FARP]= '1'

  ARP/ND-process is performed whenever IPRAW4 or IPRAW6 DATA is transmitted by Sn\_CR[SEND] or Sn\_CR[SEND6].
- Auto ARP: Sn\_MR2[FARP]= '0'
   ARP/ND-process is performed when the first IPRAW data packet is transmitted or when the destination is changed.



## 7.5 MACRAW

MACRAW mode supports data communication using Ethernet MAC protocol itself and it is only available with SOCKET 0.

In case of Sn\_MR[MF] = '0', MACRAW SOCKET 0 receives all Ethernet packets.

In case of Sn\_MR[MF] = '1', MACRAW SOCKET 0 can receive only a packet that has the destination hardware address is Broadcast, Multicast or Source Hardware Address (SHAR).

Figure 24 shows MACRAW Mode SOCKETO Operation Flow.




Figure 24 MACRAW Operation Flow

### OPEN

Open SOCKET 0 as MACRAW Mode.



```
while(Sn_CR != 0x00); /* wait until OPEN Command is cleared*/

/* check SOCKET 0 is MACRAW Mode */

if(S0_SR != SOCK_MACRAW) S0_CR = CLOSE; goto START;
}
```

#### Received DATA?

Refer to 7.2.1 TCP SERVER: Received DATA?

#### Receiving Process

MACRAW mode SOCKET 0 receives data packets from more than one destination. MACRAW Mode SOCKET 0 stores data with preceding 'PACKET INFO' in the SOCKET 0 RX buffer block as shown in Figure 25.

#### **PACKET INFO**

#### **MACRAW DATA**




Figure 25 Received DATA Format in MACRAW

```
{
    /* receive PACKINFO */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = 2;

    /* extract Size in PACKET INFO*/
    data_size = (destination_address[0] << 8) + destination_address[1];

    /* read MACRAW DATA */
    goto 7.2.1 TCP SERVER: Receiving Process with get_size = data_size;
}</pre>
```

### • Sending DATA? / Sending Process

Data to send must not exceed SOCKET 0 TX buffer size. If data is larger than MSS, it must be divided by MSS(1512).

Data smaller than 60 bytes becomes 60 bytes with zero padding.

Refer to 7.2.1 TCP SERVER: Send DATA? / Sending Process



#### • Finished? / CLOSE

Refer to 7.3.1 UDP Unicast: Finished? / CLOSE

# 7.6 SOCKET-less Command (SLCR)

SOCKET-less command (SLCR) transmits specific packets such as ARP request, PING request, NS, and RS without using the SOCKET resource. The response to the request packet can be checked through SLIR. SLIR[TOUT] is set when there is no response until retransmission time expires. Refer to 7.7 Retransmission.

Multiple SLCR commands cannot be executed at the same time. After a bit of SLIR is set, the next command can be performed.

Figure 26 shows the flow of SOCKET-less commands.




Figure 26 SOCKET-less Command Operation Flow

## 7.6.1 ARP

SLCR[ARP] transmits ARP request packet to the destination specified by SLDIPR. If an ARP reply is received from a device, SLIR[ARP] is set and destination hardware address is saved in SLDHAR. If there is no response until the retransmission time expires, SLIR[TOUT] is set.

Refer to 7.7 Retransmission.



### • Configuration

Configure retransmission time, ARP &TOUT interrupt mask, and destination IP address,

```
{
START:
    /* set SOCKET-less Retransmission Time, 100ms(0x03E8) (Unit 100us) */
    // SLRTR[0:1] = {0x03, 0xE8};
    /* set SOCKET-less Retransmission Counter, 5 */
    // SLRCR = 0x05;

    /* set Interrupt Mask Bit */
    //SLIMR[ARP] = '1'; /* ARP Interrupt Mask Bit */
    //SLIMR[TOUT] = '1'; /* TIMEOUT Interrupt Mask Bit */

    /* set Destination IP Address, 192.168.0.100 */
    SLDIP6R[12:15] = {0xC0, 0xA8, 0x00, 0x64};
}
```

#### • SOCKET-less Command

SLCR[ARP] command transmits the ARP request.

```
{
    SLCR[ARP] = '1'; /* set ARP Command */
    while(SLCR != 0x00); /* Wait until ARP Command is completed*/
}
```

#### • Response?

If there is an ARP response from the destination, SLIR[ARP] is set.

```
{
    /* check ARP Interrupt */
    if(SLIR[ARP] == '1') /* received ARP Reply Packet */
    {
        SLIRCLR[ARP] = '1'; /* clear Interrupt */
        goto SUCCESS;
    }
    else goto Timeout?;
```



}

#### • Timeout?

If there is no response until retransmission time expires, SLIR[TOUT] is set.

```
{
    /* check TIMEOUT Interrupt */
    if(SLIR[TOUT] == 1)
    {
        SLIRCLR[TOUT] = '1'; /* clear Interrupt */
        goto END;
    }
    else goto Response?;
}
```

### • SUCCESS

The destination hardware address is saved in SLDHAR.

```
{
    dst_haddr [0:5] = SLDHAR[0:5]; /* get Destination hardware Address */
    goto END;
}
```

## 7.6.2 PING

SLCR[PING] transmits both ARP and PING request packets to destination IP address specified by SLDIPR. If ARP reply and PING reply are received from a destination, SLIR[PING] is set, and the destination hardware address is saved in SLDHAR. If there is no response until retransmission time expires, SLIR[TOUT] is set. Refer to 7.7 Retransmission.

## • Configuration

Configure retransmission time, PING & TOUT interrupt mask, destination IP address and sequence number & ID of PING request packet.

```
{
START:
    /* set SOCKET-less Retransmission Time, 100ms(0x03E8)(Unit 100us) */
    //SLRTR[0:1] ={ 0x03, 0xE8};
    /* set SOCKET-less Retransmission counter, 5 */
    //SLRCR = 0x05;
```



```
/* set Interrupt Mask Bit */
//SLIMR[PING] = '1'; /* PING Interrupt Mask Bit */
//SLIMR[TOUT] = '1'; /* TIMEOUT Interrupt Mask Bit */

/* set Destination IP Address, 192.168.0.100 */
SLDIPR[12:15] = {0xC0, 0xA8, 0x00, 0x64};

/* set PING Sequence Number, 1000(0x03E8) */
PINGSEQR[0:1] = {0x03, 0xE8};

/* set PING ID, 256(0x0100) */
PINGIDR[0:1] = {0x01,0x00};
}
```

### • SOCKET-less Command

SLCR[PING] command transmits PING request packet.

```
{
    SLCR[PING] = '1'; /* set PING Command */
    while(SLCR != 0x00); /* Wait until PING Command is completed*/
}
```

### • Response?

If there is PING reply packet from the destination, SLIR[PING] is set.

```
{
    /* check PING Interrupt */
    if(SLIR[PING] == '1') /* received PING Reply Packet */
    {
        SLIRCLR[PING] = '1'; /* clear Interrupt */
        goto SUCCESS;
    }
    else goto Timeout?;
}
```

### • Timeout? / SUCCESS

Refer to 7.6.1 ARP timeout? / SUCCCESS



# 7.6.3 ARP6 (ND, Neighbor Discovery)

SLCR[ARP6] transmits ICMPv6 NS (Neighbor Solicitation) packet to destination IP address specified by SLDIP6R and it is similar to ARP-process. If NA (Neighbor Advertisement) is received from destination, SLIR[ARP6] is set and destination hardware address is saved in SLDHAR. If there is no response until the retransmission time, SLIR[TOUT] is set.

Refer to 7.7 Retransmission.

### • Configuration

Configure retransmission time, ARP6 & TOUT interrupt mask and destination IP address.

```
{
START:
    /* set SOCKET-less Retransmission Timer, 100ms(0x03E8) (Unit 100us) */
    //SLRTR[0:1] = {0x03, 0xE8};
    /* set SOCKET-less Retransmission Counter, 5 */
    //SLRCR = 0x05;

    /* set Interrupt Mask Bit */
    //SLIMR[ARP6] = '1'; /* ARP6 Interrupt Mask Bit */
    //SLIMR[TOUT] = '1'; /* TIMEOUT Interrupt Mask Bit */

    /* set Target IP Address, FE80::1D0:AABB:CCDD */
    SLDIP6R[0:15] = { 0xFE, 0x80, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x13, 0x22, 0x33, 0xFF, 0xFE, 0xAA, 0xBB, 0xCC };
}
```

### • SOCKET-less Command

SLCR[ARP6] command transmits NS packet

```
{
    SLCR[ARP6] = '1'; /* set ARP6 Command */
    while(SLCR != 0x00); /* Wait until ARP6 Command is completed*/
}
```

### • Response?

If there is NA packet from the destination, SLIR[ARP6] is set.

```
{
    /* check ND Interrupt */
```



```
if(SLIR[ARP6] == '1') /* received NA Packet */
{
     SLIRCLR[ARP6] = '1'; /* clear Interrupt */
     goto SUCCESS;
}
else goto Timeout;
}
```

#### • Timeout?

If there is no NA packet from the destination, SLIR[TOUT] is set.

```
{
    /* check TIMEOUT Interrupt */
    if(SLIR[TOUT] == 1)
    {
        SLIRCLR[TOUT] = '1'; /* clear Interrupt */
        goto END;
    }
    else goto Response;
}
```

### • SUCCESS

The destination hardware address is saved in SLDHAR.

```
{
    dst_haddr[0:5] = SLDHAR[0:5]; /* get Destination hardware Address */
    goto END;
}
```

# 7.6.4 PING6 (ICMPv6 Echo)

SLCR[PING6] transmits ICMPv6 NS and PING request packet to destination IP address specified by SLDIP6R. If ICMPv6 NA and ICMPv6 Echo PING reply are received from a destination, SLIR[PING6] is set and destination hardware address is saved in SLDHAR. If there is no response until retransmission time expires, SLIR[TOUT] is set.

Refer to 7.7 Retransmission.

### • Configuration

Configure retransmission, PING6 &TOUT interrupt mask, destination IP Address.



```
{
START:
    /* set SOCKET-less Retransmission Timer, 100ms(0x03E8) (unit 100us) */
    //SLRTR[0:1] = {0x03, 0xE8};
    /* set SOCKET-less Retransmission Counter, 5 */
    //SLRCR = 0x05;

    /* set Interrupt Mask Bit */
    //SLIMR[PING6] = '1';    // PING6 Interrupt Mask Bit
    //SLIMR[TOUT] = '1';    // TIMEOUT Interrupt Mask Bit

    /* set Destination IPv6 Address, FE80::1D0:AABB:CCDD */
    SLDIP6R[0:15] = { 0xFE, 0x80, 0x00, 0x01, 0x00, 0x00, 0x00, 0x13, 0x22, 0x33, 0xFF, 0xFE, 0xAA, 0xBB, 0xCC };
}
```

#### • SOCKET-less Command

SLCR[PING6] command transmits NS packet and echo request packet.

```
{
    SLCR[PING6] = '1'; /* set PING6 Command */
    while(SLCR != 0x00); /* Wait until PING6 Command is completed*/
}
```

### • Response?

If there is echo reply from the destination, SLIR[PING6] is set.

```
{
    /* check PING6 Interrupt */
    if(SLIR[PING6] == '1') /* received PING6 Packet */
    {
        SLIRCLR[PING6] = '1'; /* clear Interrupt */
        goto SUCCESS;
    }
    else goto Timeout?;
}
```

### • Timeout? / SUCCESS

Refer to 7.6.3 ARP6 (ND, Neighbor Discovery) Timeout? / SUCCCESS



# 7.6.5 DAD (Duplicate Address Detection)

SLCR[NS] executes DAD (Duplicate Address Detection) mechanism to destination IP address specified by SLDI6PR. SLCR[NS] transmits DAD NS packet.

If there is DAD NA packet from a destination, SLIR[NS] is set and the destination IP address is invalid as a source IPv6 address. If there is no DAD NA packet from a destination until retransmission time expires, SLIR[TOUT] is set and the destination IP address is valid as a source IPv6 address. Refer to 7.7 Retransmission.

Figure 27 shows the flow of DAD operation.




Figure 27 DAD Operation Flow

### Configuration

Configures retransmission time, NS & TOUT interrupt mask, and destination IP address.

```
{
START:
    /* set SOCKET-less Retransmission Timer, 100ms(0x03E8) (단위, 100us) */
SLRTR[0:1] = {0x03, 0xE8};

/* set SOCKET-less Retransmission Counter, 5 */
SLRCR = 0x05;
```



```
/* set Interrupt Mask Bit */

SLIMR[NS] = '1'; /* NS Interrupt Mask Bit */

SLIMR[TOUT] = '1'; /* TIMEOUT Interrupt Mask Bit */

/* set Target IP Address, FE80::1D0:AABB:CCDD */

SLDIP6R[0:15] = { 0xFE, 0x80, 0x00, 0
```

#### SOCKET-less Command

SLCR[NS] transmits DAD NS packet.

```
{
    SLCR[NS] = '1'; /* set NS Command */
    while(SLCR != 0x00); /* Wait until NS Command is completed*/
}
```

#### • Response?

If there is DAD NA packet from the destination, SLIR[NS] is set and SLDIPR is invalid to use as source IPv6 address.

```
{
    /* check NS Interrupt */
    if(SLIR[NS] == '1') /* received DAD NA Packet */
    {
        SLIRCLR[NS] = '1'; /* clear Interrupt */
        goto Configuration;
    }
    else goto Timeout?;
}
```

### • Timeout?

If there is no DAD NA packet received from the destination until the retransmission time expires, SLIR[TOUT] is set and it goes to SUCCESS.

```
{
    /* check TIMEOUT Interrupt */
    if(SLIR[TOUT] == 1)
```



```
{
    SLIRCLR[TOUT] = '1'; /* clear Interrupt */
    goto SUCCESS;
}
else goto Response?;
}
```

### • SUCCESS

SLDIP6R can be used as source IPv6 address.

```
{
    LLAR[0:15] = SLDIP6R[0:15]; /* get Source Link-Local Address */
    goto END;
}
```

# 7.6.6 RS (Router Solicitation)

SLCR[RS] transmits RS (Router Solicitation) packet to link local all-router multicast address (FF02::2). If there is an RA packet from a Router, SLIR[RS] is set and prefix length, flags, valid lifetime, prefix lifetime, and prefix address of the RA packet are saved in PLR, PFR, VLTR, PLTR and PAR, respectively. If there is no RA packet from router until retransmission time expires, SLIR[TOUT] is set. Refer to 7.7 Retransmission.




Figure 28 RS Operation Flow



\*CAUTION: PLR, PFR, VLTR, PLTR, and PAR values are not processed properly when RA is received but the first type of RA Option Field is not source link-layer address (0x01) and the second type is not Prefix Information (0x03). In this case, use IPRAW6 SOCKET to receive data of RA.

### • Configuration

Configure retransmission time, RS & TOUT interrupt mask, router IP address.

```
{
START:

/* set SOCKET-less Retransmission Timer, 100ms(0x03E8) (단위, 100us) */

//SLRTR[0:1] = {0x03, 0xE8};

/* set SOCKET-less Retransmission Counter, 5 */

//SLRCR = 0x05;

/* set Interrupt Mask Bit */

//SLIMR[RS] = '1'; // RS Interrupt Mask Bit

//SLIMR[TOUT] = '1'; // TIMEOUT Interrupt Mask Bit

}
```

#### • SOCKET-less Command

SLCR[RS] transmits RS packet.

```
{
    SLCR[RS] = '1'; /* set RS Command */
    while(SLCR != 0x00); /* Wait until RS Command is completed*/
}
```

## • Response?

If there is RA packet from a router, SLIR[RS] is set.

```
{
    /* check RS Interrupt */
    if(SLIR[RS] == '1') /* received RA Packet */
    {
        SLIRCLR[RS] = '1'; /* clear Interrupt */
        goto Configuration;
    }
    else goto Timeout?;
}
```

• Timeout?



If there is no RA packet during retransmission time, SLIR[TOUT] is set.

```
{
    /* check TIMEOUT Interrupt */
    if(SLIR[TOUT] == 1)
    {
        SLIRCLR[TOUT] = '1'; /* clear Interrupt */
        goto SUCCESS;
    }
    else goto Response?;
}
```

#### SUCCESS

Prefix length, flags, valid lifetime, prefix lifetime, and prefix address of the RA packet are saved in PLR, PFR, VLTR, PLTR, and PAR, respectively.

```
{
    Prefix_length = PLR; /* RA Prefix Length */
    Flags = RAFLGR; /* RA Flags */
    Valid_Lifetime = VLTR; /* RA Valid Life Time */
    Prefix_Lifetime = PLTR; /* RA Prefix Life Time */
    Prefix_address[0:15] = PAR[0:15]; /* RA Prefix Address */
}
```

# 7.6.7 Unsolicited NA(Neighbor Advertisement)

SLCR[NA] transmits unsolicited NA packet. Destination address is automatically configured FF02::1(All-Node Multicast Address) and Target address is automatically configured by LLAR or GUAR according to SLPR.

Because Unsolicited NA is an unresponsive message, SLIR [TIOUT] is set when the transmission is completed.

Figure 29 shows the flow of unsolicited NA operation.






Figure 29 Unsolicited NA Operation Flow

### • Configuration

Configure target address, address type and TOUT interrupt mask.

```
{
START:
                                           if (Target Address is Link Local Address)
                                              {
                                                                                          LLAR[0:15] = \{ 0xFE, 0x80, 0x00, 0
                                                                                                                                                                                                                                                      0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x34, 0x56;
                                                                                          SLPR = 0x10;
                                           }
                                           else /* Target Address is Global Unicast Address */
                                           {
                                                                                          GUAR[0:15] = \{ 0x20, 0x01, 0x00, 0
                                                                                                                                                                                                                                                      0x00, 0x00, 0x00, 0x00, 0x00, 0x12, 0x34, 0x56;
                                                                                          SLPR = 0x11;
                                           }
                                              /* set SOCKET-less TIMEOUT Interrupt Masking bit */
                                           SLIMR[TOUT] = '1';
```



### SOCKET-less Command

SLCR[NA] transmits unsolicited NA packets to all-node.

```
{
    SLCR[NA] = '1';  /* set Unsolicited NA Command */
    while(SLCR != 0x00); /* Wait until Unsolicited NA Command is completed*/
}
```

#### Timeout

SLIR[TOUT] is set when the transmission is completed.

```
{
    /* check TIMEOUT Interrupt */
    if(SLIR[TOUT] == 1)
    {
        SLIRCLR[TOUT] = '1'; /* clear Interrupt */
        goto SUCCESS;
    }
}
```

# 7.7 Retransmission

## 7.7.1 ARP & PING & ND Retransmission

When there is no response from a destination against of ARP/PING/ND Packet, ARP/PING/ND retransmission is performed. In the retransmission process, the request packet is retransmitted every RTR until the response packet is received. And if the count of retransmission exceeds RCR, TIMEOUT occurs. The below table shows retransmission TIMEOUT ( $ARP_{TO}$ ,  $PING_{TO}$ ,  $ND_{TO}$ ).

```
ARP_{TO}, PING_{TO}, ND_{TO} = (TIMEOUT<sub>VAL</sub> x 0.1ms) x (TIMEOUT<sub>CNT</sub> + 1)

TIMEOUT<sub>VAL</sub> = SLRTR or Sn_RTR

TIMEOUT<sub>CNT</sub> = SLRCR or Sn_RCR
```

```
Ex) TIMEOUT<sub>VAL</sub> = 2000(0x07D0), TIMEOUT<sub>CNT</sub> = 7(0x0007)

ARP_{TO}= 2000 X 0.1ms X (7+1) = 1.6s
```

 $ARP_{TO}$  occurs when there is no response from a destination in ARP-process by Sn\_CR [CONNECT] in TCP4 mode, Sn\_CR[SEND] in UDP4 & IPRAW4 mode, and SLCR[ARP] in SOCKET-less command. Sn\_IR[TIMEOUT] or SLIR[TOUT] is set by  $ARP_{TO}$ .



 $PING_{TO}$  occurs when there is no response from a destination in ARP-process by SLCR[PING] and SLCR[PING6] or no PING reply from a destination after ARP-process. SLIR[TOUT] is set by  $PING_{TO}$ .

 $ND_{TO}$  occurs in the ND process by Sn\_CR[CONNECT6] in TCP6 & TCPD mode, Sn\_CR[SEND6] in UDP6 & UDPD & IPRAW6 mode, SLCR[ARP6] & SLCR[NS] & SLCR[RS] in SOCKET-less command. Sn\_IR[TIMEOUT] or SLIR[TOUT] is set by  $ND_{TO}$ .

## 7.7.2 TCP Retransmission

When TCP mode SOCKET doesn't receive ACK packet from a destination against of SYN, FIN, or DATA packet sent, TCP retransmission is performed. In TCP retransmission process, the packet is retransmitted every Sn\_RTR until the ACK packet from the destination is received. And if the count of retransmission exceeds Sn\_RCR, SOCKET n TIMEOUT occurs.

The below table shows the TCP Retransmission TIMEOUT ( $TCP_{TO}$ ).

$$\text{TCP}_{\text{TO}} = \left(\sum_{N=0}^{M} (\text{TIMEOUT}_{\text{VAL}} \times 2^{N}) + ((\text{TIMEOUT}_{\text{CNT}} - M) \times \text{TIMEOUT}_{\text{MAXVAL}})\right) \times 0.1 \text{ms}$$

N : Retransmission Counter,  $0 \le N \le M$ 

M : Minimum value of TIMEOUT<sub>VAL</sub>  $\times$  2<sup>(M+1)</sup> >65535 and 0  $\leq$  M  $\leq$  TIMEOUT<sub>CNT</sub>

 $TIMEOUT_{VAL} = Sn_RTR$ 

 $TIMEOUT_{CNT} = Sn_RCR$ 

TIMEOUT<sub>MAXVAL</sub>: TIMEOUT<sub>VAL</sub> $\times 2^{M}$ 

Ex) RTR = 2000(0x07D0), RCR = 7(0x0007)

 $TCP_{TO} = (0x07D0+0x0FA0+0x1F40+0x3E80+0x7D00+0xFA00+0xFA00)$  X 0.1ms = (2000 + 4000 + 8000 + 16000 + 32000 + ((7 - 5) X 64000)) X 0.1ms

= 190000 X 0.1ms = 19.0s

 $TCP_{TO}$  occurs by CONNECT, CONNECT6, SEND, SEND6, and DISCON command in Sn\_CR, and Sn\_IR [TIMEOUT] is set by  $TCP_{TO}$ .



# 7.8 Others Functions

# 7.8.1 Ethernet PHY Operation Mode Configuration

PHY operation mode (Speed, Duplex) is set by PHYCR0 and it becomes valid after Ethernet PHY HW reset. PHY operation mode can be checked with PHYSR[5:3] and link state with PHYSR[2:0] after Ethernet PHY link up.

PHYCR0 can be configured only when PHYLCKR is unlocked.

### Ex) Setting PHY Operation Mode

```
PHY_10FDX:
{
    /* PHYCR0 & PHYCR1 Unlock */
    PHYLCKR = 0x53;
    /* Set PHYCR0 100/10BASE & Full/Duplex */
    phy_mode = '000' // Auto Negotiation
    //phy_mode = '100' // 100BASE-TX FDX
    //phy_mode = '101' // 100BASE-TX HDX
    //phy_mode = '110' // 10BASE-TX FDX
    //phy_mode = '111' // 10BASE-TX HDX
    PHYCR0[2:0] = phy_mode;
    /* PHY Reset Process */
    PHYCR1[RST] = '1';
    Wait T<sub>PRST</sub>; // refer to 9.3.1 Reset Timing
    /* PHYCR0 & PHYCR1 Lock */
    PHYLCKR = 0x00; // for Lock, write any value
    /* wait until PHY Link is up */
    while(PHYSR[LNK] != '0');
    /* read PHYSR */
    If((PHYSR[5:3] == phy_mode)) SUCCESS;
    else FAIL;
}
```



## 7.8.2 Ethernet PHY Parallel Detection

If the link partner doesn't support auto-negotiation, embedded Ethernet PHY of W6300 makes a link via parallel detection.

\*CAUTION: The duplex mode mismatch like 10F/10H may decrease the network performance.

Link Partner PHY	Auto	10H	10F	100H	100F
Auto	100F 100F	10H 10H	10F	100H 100H	100F 100H
Manual	10H	10H	10F		
10H	10H	10H	10H		
Manual	10H	10H	10F		
10F	10F	10F	10F		
Manual	100H			100H	100F
100H	100H			100H	100F
Manual	100H			100H	100F
100F	100F			100F	100F

## 7.8.3 Ethernet PHY Auto MDIX

W6300 supports auto-MDIX when Ethernet PHY is set as auto-negotiation (PHYCR0[MODE2] = '0'), symmetric transformer (*Figure 33 Transformer Type*) is used in this case.

Without auto-negotiation, auto-MDIX cannot be supported, hence cross UTP cable should be used.

\*CAUTION: If any mode among all nodes make link support auto-MDIX, then both straight or cross UTP cable can be used.

## 7.8.4 Ethernet PHY Power Down Mode

In case of PHYCR1[PWDN] = '1', Ethernet PHY enters power down mode and SYS\_CLK is changed to 25MHz.

In case of PHYCR1[PWDN] = '0', Ethernet PHY enter normal mode and SYS\_CLK is selected by SYCR1[CLKSEL].

Refer to 4.1.5 SYCR1 (System Config Register 1).

```
Enter Power Down mode :

{

/* PHYCR0 & PHYCR1 Unlock */
PHYLCKR = 0x53;
```



```
/* Enable Power Down Mode */
    PHYCR1[PWDN] = '1';
    /* PHYCR0 & PHYCR1 Lock */
    PHYLCKR = 0x00; // for Lock, write any value
    /* wait until clock is stable switched */
    Wait T<sub>PRST</sub>; // refer to 9.3.1 Reset Timing
Exit Power Down mode:
    /* PHYCR0 & PHYCR1 Unlock */
    PHYLCKR = 0x53;
    /* enable Power Down Mode */
    PHYCR1[PWDN] = '0';
    /* PHYCR0 & PHYCR1 Lock */
    PHYLCKR = 0x00; // for Lock, write any value
    /* wait until Clock is stable switched */
    Wait T<sub>PRST</sub>; // refer to 9.3.1 Reset Timing
    /* wait until Clock is switched 25 to 100MHz*/
    Wait T<sub>LF</sub>; // refer to 9.3.1 Reset Timing
```

# 7.8.5 Ethernet PHY's Registers Control

Ethernet PHY registers can be accessed via MDC/MDIO (Management Data Clock/Input Output) interface. W6300 integrates MDC/MDIO controller, and the HOST controls it through PHYDIVR, PHYRAR, PHYDOR, PHYDIR, and PHYACR.

Figure 30 shows MDC/MDIO Write Control Flow.






Figure 30 MDC/MDIO Write Control Flow

### • Config PHY Register Address

Store the address of PHY register to access PHYRAR.

```
{
START:
    /* set PHY Register Address into PHYRAR */
    PHYRAR = 0x00;    /* BMCR Address is 0x00 */
}
```

## • Config Input Data

Store 16bits data which to write to PHY register into PHYDIRO & PHYDIR1.

The most significant 8 bits data in PHYDIR1 / the least significant 8 bits data in PHYDIR0.

```
{
    /* declare 16bits variable */
    Data = 0x8000; /* set RST bit in BMCR */

PHYDIR1 = (Data & 0xFF00) >> 8; /* set upper 8bits Data */
PHYDIR0 = Data & 0x00FF; /* set lower 8bits Data */
}
```



### • Write Access / Complete?

If PHYACR is set to '0x01', data in PHYDIR is written to PHY register, which is designated in PHYRAR. PHYACR will be cleared automatically.

```
{
    PHYACR = 0x01;    /* set Write Access */
    while(PHYACR != 0); /* wait until MDC/MDIO Control is complete */
}
```

Figure 31 shows MDC/MDIO Read Control Flow.




Figure 31 MDC/MDIO Read Control Flow

## • Config PHY Register Address

Stores the address of PHY register to access PHYRAR.

```
{
START:
    /* set PHY Register Address into PHYRAR */
    PHYRAR = 0x01;    /* BMSR Address is 0x01 */
}
```



### • Read Access / Complete?

If PHYACR is set to '0x02', data in PHY register, which is designated in PHYRAR, transfers to PHYDOR. PHYACR will be cleared automatically.

```
{
    PHYACR = 0x02;    /* set Read Access */
    while(PHYACR != 0); /* wait until MDC/MDIO Control is complete */
}
```

### • Read Output Data

Data in PHY register is stored to PHYDOR0 & PHYDOR1.

The most significant 8 bits in PHYDOR1 / the least significant 8 bits in PHYDOR0.

```
{
    Data = (PHYDOR1 & 0x00FF) << 8; /* get upper 8bits Data */
    Data = Data + (PHYDOR0 & 0x00FF); /* get lower 8bits Data */
}
```

## 7.8.6 Ethernet PHY 10BASE-Te Mode

W6300 Ethernet PHY can operate in 10BASE-Te mode and below is the setting procedure.

```
{
    /* PHYCRO&PHYCR1 Unlock */
    PHYLCKR = 0x53;

    /* Enable Auto-negotiation */
    PHYCR0[2:0] = '000';

    /* set PHY-Te Mode */
    PHYCR1[TE] = '1';

    /* PHY Reset Process */
    PHYCR1[RST] = '1';
    Wait T<sub>PRST</sub>;    // refer to 9.3.1 Reset Timing
}
```



# 8. Clock & Transformer Requirements

# 8.1 Quartz Crystal Requirements.

Table 10 Quartz Crystal

Parameter	Condition / Description	Min	Тур	Max	Unit
Frequency(F)			25		MHz
Frequency Tolerance	At 25°C	-50		+50	ppm
Frequency Stability	1 Year aging.	-50		+50	ppm
Load Capacitance (C <sub>L</sub> )	ESR = 30 Ω		12		pF
Feedback Resistor (R <sub>F</sub> )	External resistor		1M		Ω
Startup time	W6300 Reset			60	ms
Trans-conductance(g <sub>m</sub> )			16.7		mA/V
Gain Margin (gain <sub>margin</sub> )	gain <sub>margin</sub> = g <sub>m</sub> / g <sub>mcrit</sub>	6.99			dB

 $C_0^{(1)}$ : The Packaging Parasitic Shunt Capacitance.

 $C_L^{(1)}$ : Load Capacitance. eq)  $C_L = (C_{L1} \times C_{L2}) / (C_{L1} \times C_{L2}) + C_s$ 

 $C_{L1}$ ,  $C_{L2}$ : External Capacitances of the circuit connected to the crystal (Typically,  $C_{L1} = C_{L2}$ )

 $C_s$ : Stray Capacitance of printed circuit board and connections.

 $g_{mcrit}$ : Oscillator loop critical gain. eq)  $g_{mcrit} = 4 \times (ESR + R_{Ext}) \times (2\pi F)^2 \times (C_0 + C_L)^2$ 

 $ESR^{(1)}$ : Maximal equivalent series resistance. eq)  $ESR = R_m X (1 + C_0/C_L)^2$ 

 $R_{Ext}$ : Resistor for limiting the drive level(DL) of the crystal.

 $DL^{(1)}$ : The power dissipated in the crystal. Excess power can destroy the crystal.

 $R_F^{(2)}$ : Feedback resistor.

- C<sub>0</sub>, C<sub>L</sub>, ESR and DL are provided by the crystal manufacturer.
- The W6300 has no feedback resistor. Therefore, it must be inserted outside.

\*Figure 32 shows Crystal circuit modeling.




Figure 32 Quartz Crystal Model



Table 11 Crystal Recommendation Characteristics

Parameter	Range
Frequency	25 MHz
Frequency Tolerance (at 25°C)	±30 ppm
Shunt Capacitance	7pF Max
Drive Level	500uW
Load Capacitance	12pF
Aging (at 25℃)	±3ppm / year Max

# 8.2 Oscillator requirements.

Table 12 Oscillator Characteristics

Parameter	Condition / Description	Min	Тур	Max	Unit
Frequency			25		MHz
Frequency Tolerance	At 25°C	-50		+50	ppm
Frequency Stability	1 Year aging. 25°C	-50		+50	ppm
Clock Duty	50% of waveform	45	50	55	%
Input High Voltage		-	0.97	-	٧
Input Low Voltage		-	0.13	-	٧
Rise/Fall Time	10% to 90% of waveform			8ns	
Start Up Time		-	-	10ms	
Operating Voltage		1.08V	1.2V	1.32V	
Aging (at 25°C)		±3	/ year \	Лах	ppm

# 8.3 Transformer Characteristics

**Table 13 Transformer Characteristics** 

Parameter	Transmit End	Receive End
Turn Ratio	1:1	1:1
Inductance	350 uH	350 uH






Figure 33 Transformer Type

# 8.3.1 MDIX

W6300 supports Auto-MDIX only when W6300 is in Auto-negotiation mode.

# 9. Electrical Specification

# 9.1 Absolute Maximum ratings

Table 14 Absolute Maximum ratings

Symbol	Parameter	Rating	Unit
$V_{DD}$	DC Supply voltage	-0.5 to 4.6	٧
$V_{IN}$	DC input voltage	-0.5 to 4.6	٧
V <sub>OUT</sub>	DC output voltage	-0.5 to 3.63	٧
I <sub>IN</sub>	DC input current	20	mA
T <sub>OP</sub>	Operating temperature	-40 to +85	°C
Тјмах	Maximum junction temperature	125	°C
T <sub>STG</sub>	Storage temperature	-65 to +150	°C

\*COMMENT: Stressing the device beyond the 'Absolute Maximum Ratings' may cause permanent damage.



# 9.2 DC Characteristics

Table 15 DC Characteristics

(Test Condition:  $Ta = -40 \text{ to } 85^{\circ}\text{C}$ )

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	Apply VDD, AVDD	2.97	3.3	3.63	٧
V <sub>IH</sub>	High level input voltage		2.0	-	-	٧
$V_{IL}$	Low level input voltage		-		0.8	٧
V <sub>T+</sub>	Schmitt trig Low to High Threshold point	All inputs except Analog PINs	0.8	1.1	-	٧
V <sub>T-</sub>	Schmitt trig High to Low Threshold point	All inputs except Analog PINs	-	1.6	2.0	٧
TJ	Junction temperature		-40	25	125	°C
ار	Input Leakage Current			±1	±10	μΑ
$R_{PU}$	Pull-up Resistor		40	75	190	KΩ
$R_{PD}$	Pull-down Resistor		30	75	190	KΩ
V <sub>OL</sub>	Low level output voltage	IOL = 2.0mA ~ 8.0mA All outputs except XSCO			0.4	٧
V <sub>OH</sub>	High level output voltage	IOH = 2.0m ~ 8.0mA, All outputs except XSCO	2.4			٧



# 9.3 AC Characteristics

# 9.3.1 Reset Timing




Figure 34 Reset Timing

Table 16 Reset Table

Symbol	Description	Min	Тур	Max
T <sub>RST</sub>	Reset Time	350 ns	580 ns	1.0 us
T <sub>STA</sub>	Stable Time	-		60.3 ms
	Fast to Low Time by MR2[CLKSEL]	100 ns		-
$T_{FL}$	Fast to Low Time by PHYCR1[RST] or	300 ns		
	PHYCR1[PWDN]	300 113		
	PHY Auto Reset Time	0.6 ms		-
$T_{PRST}$	PHY Power Down Time	200 us		
	Clock Switch Time	200 ns		
T <sub>LF</sub>	Low to Fast Time by MR2[CLKSEL]	100 ns		-
	Low to Fast Time by PHYCR1[RST] or	100 ns		
	PHYCR1[PWDN]	100 113		

\*COMMENT: PHY power-down mode has  $T_{FI}$  and  $T_{LF}$  (In PHY power-down mode, SYS\_CLK switches to low clock. After  $T_{FL}$ , users can disable PHY power-down mode.

\*CAUTION: Users must not set PHY auto reset and PHY power-down mode at the same time.



# 9.3.2 BUS ACCESS TIMING

# 9.3.2.1 READ TIMING




Figure 35 BUS Read Timing

Table 17 BUS Read Timing

Symbol	Description	Min	Max
$T_{ADDRs}$	Address Setup Time	SYS_CLK	
$T_CR$	CSn Low to /RD Low Time	0 ns	
T <sub>cs</sub>	CSn Low Time	4 SYS_CLK	
T <sub>RC</sub>	RDn High to CSn High Time	0 ns	
T <sub>csn</sub>	CSn Next Assert Time	3 SYS_CLK	
T <sub>RD</sub>	RDn Low Time	4 SYS_CLK	
$T_RDn$	RDn Next Assert Time	3 SYS_CLK	
T <sub>DATAs</sub>	Data Setup Time	3 SYS_CLK+5ns	

# 9.3.2.2 WRITE TIMING




Figure 36 BUS Write Timing



Table 18 BUS Write timing

Symbol	Description	Min	Max
T <sub>ADDRs</sub>	Address Setup Time	SYS_CLK	
T <sub>CW</sub>	CSn Low to WRn Low Time	0 ns	
T <sub>cs</sub>	CSn Low Time	4 SYS_CLK	
T <sub>WC</sub>	WRn High to CSn High Time	0 ns	
$T_{csn}$	CSn Next Assert Time	3 SYS_CLK	
T <sub>WR</sub>	WRn Low Time	4 SYS_CLK	
$T_{WRn}$	WRn Next Assert Time	3 SYS_CLK	
T <sub>DATAs</sub>	Data Setup Time	2 SYS_CLK	

# 9.3.3 SPI ACCESS TIMING




Figure 37 QSPI Write Access Timing




Figure 38 QSPI Read Access Timing

Table 19 SPI Access Timing

Symbol	Description	Min	Max	Units
F <sub>SCLK</sub>	SCLK Clock Frequency		75	MHz
T <sub>CSS</sub>	CSn Setup Time	3 SYS_CLK		ns
T <sub>CSH</sub>	CSn Hold Time	2 SYS_CLK		ns
T <sub>CS</sub>	CSn High Time	2 SYS_CLK		ns



T <sub>WH</sub>	SCLK High time	6.5	ns
T <sub>WL</sub> SCLK Low Time		6.5	ns
T <sub>DS</sub>	Data Setup Time	3	ns
$T_DH$	Data In Hold Time	3	ns
T <sub>DI</sub>	Data Invalid Time	7	ns

# 10. Package Information

# 10.148LQFP (EPAD)




Figure 39 48LQFP (EPAD) Dimension

Table 20 LQFP48 VARIATIONS (ALL DEMINSIONS SHOWN IN MM)

SYMBOL	MIN	NOM	MAX
Α			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.17	0.22	0.27
С	0.09		0.20



D	9.00 BSC				
D1	7.00 BSC				
Е	9.00 BSC				
E1	7.00 BSC				
е	0.50 BSC				
L	0.45 0.60 0.75				
L1	1.00 REF				
θ	0° 3.5° 7°				

#### **NOTES:**

- 1. JEDEC OUTLINE: MS-026 BBC-HD (THERMALLY ENHANCED VARIATIONS ONLY)
- 2. DATUM PLANE  $\blacksquare$  IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY
- 3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE  $\blacksquare$ .
- 4. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.

# 10.248QFN




Figure 40 48QFN Dimension



Table 21 QFN48 VARIATIONS (ALL DEMINSIONS SHOWN IN MM)

SYMBOL	MIN		NC	DM .		MAX
Α	0.80		0.	85		0.90
A1	0.00		0.	02		0.05
A3	0.203 REF					
b	0.20		0.	25		0.30
D	7.00 BSC					
E	7.00 BSC					
е	0.50 BSC					
D2	5.25		5.	30		5.35
E2	5.25		5.	30		5.35
L	0.35		0	40		0.45
K	0.20		-	-		
LEAD FINISH	Pure Tin		٧	PPF		Х
JEDEC CODE	N/A					

### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- 2. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.



# 11. Document Revision History

Version	Date	Descriptions	
Ver. 0.9.0	14MAR2025	preliminary Release	
Ver. 1.0.0	19JUN2025	Initial Release	

# **Copyright Notice**

Copyright 2025 WIZnet Co., Ltd. All Rights Reserved.

Technical Support: <a href="https://wiznet.io/">https://wiznet.io/</a>

Docs:https://docs.wiznet.io/

Sales & Distribution: <u>mailto:sales@wiznet.io</u>

For more information, visit our website at <a href="https://www.wiznet.io/">https://www.wiznet.io/</a>