



Politecnico di Torino

Switching Technologies for Data Centers

Laboratory

2021

Professor Marco VACCA

Wojciech Paluszkiewicz, s293958

Lab.1

1.1 Implementation of a Full-Adder

	Msgs				
/adder_tb/A_i	0				
/adder_tb/B_i	1				
/adder_tb/C_i	0				
/adder_tb/S_i	1				
/adder_tb/C_0	0				

According to the rule:

$$S = (A \oplus B) \oplus C_i$$

$$C_o = (A \cdot B) + (C_i \cdot (A \oplus B))$$

S is a sum and C0 is carry value from this operation.

Ci is a input carry vaule from the operation before.

1.2 Implementation of a Ripple Carry Adder and comparison with “+” operator

	Msgs				
/full_adder_tb/A_i	01010101	00000000	00000001	01010101	11111111
/full_adder_tb/B_i	10101010	00000000	00000001	10101010	11111111
/full_adder_tb/C_0	00000000	00000000	00000001	00000000	00000001
/full_adder_tb/S_i	11111111	00000000	00000010	00000011	11111111
/full_adder_tb/C_i	0				

Second test bench:

	Msgs				
/full_adder_tb_2/A_i	01111111	00000000	00000001	01010101	01111111
/full_adder_tb_2/B_i	01111111	00000000	00000001	10101010	01111111
/full_adder_tb_2/C_0	00000001	00000000	00000001	00000000	00000001
/full_adder_tb_2/S_i	11111111	00000000	00000010	11111111	

A, B – values

C_0 - carry bit defined by user to check behaviour

S_i – result of summing

In this case, I am adding two 8-bits value – A and B. C0 is a vector representing a carried bit from the right (outside). Ci is a carry value from this summing.

1.3 Implementation of a 4-way multiplexer

/mux_4way_tb/A_0	0001	0001	1111	0001		
/mux_4way_tb/A_1	0000	0000		1111	1101	0000
/mux_4way_tb/A_2	0011	0001			1111	0011
/mux_4way_tb/A_3	1111	0000				1111
/mux_4way_tb/Y_i	1111	0001	1111			
/mux_4way_tb/S_i	11	00		01	10	11

A_0, A_1, A_2, A_3 – values for inputs of multiplexer

Y_i – output, the same size as each input

S_i – selector for MUX

In this case generic size of input and output is 4.

S_i is my selector in the multiplexer.

As an output we have input selected by S_i input.

1.4 Implementation of a register

/reg_tb/D_t	0111	1010	0111	1111	0001	0011
/reg_tb/CLK_t	1					
/reg_tb/RESET_t	0					
/reg_tb/Q_t	0111	UUUU	0111	0000	1111	0011

D_t – input vector



RESET_t – asynchronous reset active high

Q_t – register's output

The register is a positive-edge triggered, so it means, that every rising edge of the clock an input D_t is copied to output Q_t. This state is stable during the duration of one clock cycle (from a rising edge to the next positive clock's edge). It has a generic size N=4.

1.5 Implementation of a serializer and a deserializer

1.5.1



D_t – one bit input




Enable_t – allow to run circuit

Q_t – output, in which the oldest value (one bit) is placed

P_t – internal vector to store given bits

My deserializer takes input-D_t and in the case of the clock's positive edge, it moves this value to the output vector on the first position from left. Then output vector waits for the next value, when it occurs(new value and positive edge), the vector's values shift one position to the right.

1.5.2



Input_t – vector for input


Load_t – when is '0' the input vector loads to registers

Q_t – each rising edge of clock new output bit appears

Serializer, when the load is "0" and a positive edge of a clock, the registers are filled with the input vector. Subsequently, output Q_t takes bit after bit from the right side from the registers filled by input on every positive clock's edge.

Lab.2

My fifo:




When `wrreq_T` is 1 and `wrclk`'s positive edge events, the circuit saves `d_t` vectors in the internal registers.

If `rdreq` is 1 and `rdclk`'s has a positive edge, the circuit assigns to output internal register's values.

Given FIFO:



RD_BLOCK:




RD_block allows to read from fifo when for requested output(`req_i_t`) we get value identical to certain block, which are (00,01,10,11).

Crossbar:


3.2 Control Unit of SER/DES units

3.2.1

Deserializer FSM:



It works according to the graph:




3.2.1

Serializer FSM:




It refers to:



Lab.4

I got problem with Q0. It should change but it is stable, all time value is one.



In conclusion, I did all three labs and I tried also the fourth, but I did not complete it.

Despite this fact, I learn a lot how to describe hardware behaviour and how to test it or evaluate the work.

Wojciech Paluszkiwicz, s293958