# Lab#6



## Students:

Wojciech Paluszkiewicz s293958

Masson Nicolas s293826

Muhammad Arshad s288059

Martin Callegarin Demangeat s294064

In this lab we will create a simple Digital to Analogic converter with the PWM and PPM technologies. PWM stands for Pulse Width Modulation and is a signal with a constant frequency but with a varying duty cycle. PPM stands for Pulse Position Modulation and here, the length and the amplitude of the pulses stay constant but the position of each pulse depend on the amplitude of the modulation signal.

This Laboratory being based on the dialog between the nios system and the VHDL decoders, we will first initialize the hardware to make possible the dataflow of digital bit words from the nios system to the decoders. Then we will program both the PWM and PPM converters with VHDL. Since they can only output 1 and 0, the signals they output will have to be filtered by a low pass filter. Given the 2<sup>nd</sup> order low pass filter given in the lab documentation, we can assume it's selectivity as high enough to eliminate the harmonics present in a square signal, leaving only the fundamental frequency to give in fine an average analogic value.

#### Nios system.




Figure 1: the final hardwiring of the used nios system.

As shown on figure 1 is the nios system that we chose to initialize with an additional SDRAM and a new clock based on PLL as it has been said to ensure reliability. (It has proven true as we will see)

The different peripheral port named value and frequency will be the link between the user on his laptop and the PWM, PPM decoders on the FPGA (for the mainly understandable data at least). There are still wirings to do in the top entity VHDL code. This is shown Figure 2. First there is the classic I/O from the FPGA that we are used to such as the system clock, a key for asynchronous reset, the 7 seg and led for display. Then there is also the GPIO\_0. Those are physicals pins on the FPGA that we will drive to output the PWM and PPM signals coming out the converters. The value\_export logic\_vector from nios component is quite important as it is the digital value to be converted. We'll deepen this subject later on.

```
⊟entity dac is
         □port(
  8
                 CLOCK_50
                                        : in std_logic;
                                        in std_logic_vector(0 downto 0); --resetn
in std_logic_vector(6 downto 0);
out std_logic_vector(1 downto 0);
out std_logic_vector(1 downto 0);
out std_logic_vector(1 downto 0); --the output to the filter
  9
                  KEY
                  HEX0, HEX1
10
11
                  LEDR
12
                  GPIO_0
                                                                                    inout std_logic_vector (15 downto 0);
out std_logic_vector (12 downto 0);
out std_logic_vector (1 downto 0);
out std_logic;
out std_logic;
out std_logic;
out std_logic
13
                  DRAM_DQ
14
                  DRAM_ADDR
15
                  DRAM_BA
                                                                                   out
16
17
                  DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK : out
                 DRAM_CKE, DRAM_CS_N, DRAM_WE_N
DRAM_UDQM, DRAM_LDQM
                                                                                   out
18
19
20
          end dac;
21
22
23
24
25
26
         □architecture beh of dac is
         |--component declaration
|-component lab61sys is
         □port (
                       clk_clk
                                                                      std_logic
                                                                      std_logic_vector(1 downto 0);
std_logic
                                                                                                                                := '0';
                                                          in
27
                       frequency_export : out
                                                       in std_logic
out std_logic;
out std_logic_vector(12 downto 0);
out std_logic_vector(1 downto 0);
out std_logic;
out std_logic;
out std_logic;
inout std_logic;
inout std_logic_vector(15 downto 0) := (others => '0');
out std_logic_vector(1 downto 0);
out std_logic;
out std_logic;
out std_logic;
out std_logic;
out std_logic;
28
                       reset_reset
                                                                                                                                := '0':
                                                          in
29
                       sdram_clk_clk
30
                       sdram_wire_addr
31
                       sdram_wire_ba
32
                       sdram_wire_cas_n : out
33
                       sdram_wire_cke
34
                       sdram_wire_cs_n
35
                       sdram_wire_dq
36
                       sdram_wire_dqm
37
                       sdram_wire_ras_n : out
sdram_wire_we_n : out
38
39
                       value_export
40
            end component;
41
```

Figure 2.1: the main hardware and nios instantiation.

```
75
76
77
        --signals here
       signal valuetoread : std_logic_vector(7 downto 0); --to break
signal freqbits : std_logic_vector(1 downto 0); --from nios to send to clock divider
signal newclock : std_logic; --from clock divider to send to pwm and ppm
78
79
80
        begin--architecture
81
         -component port map
82
       niosII : lab61sys
83
84
      ڧ
           port map(
85
            c1k_c1k = > clock_50
86
            sdram_wire_addr
                                 => DRAM_ADDR,
                                  => DRAM_BA,
87
            sdram_wire_ba
88
           sdram_wire_cas_n => DRAM_CAS_N,
89
           sdram_wire_cke
                                  => DRAM_CKE,
90
           sdram_wire_cs_n
                                 => DRAM_CS_N,
                                  => DRAM_DQ,
91
           sdram_wire_dq
92
           sdram_wire_dqm(1) => DRAM_UDQM,
93
           sdram_wire_dqm(0) => DRAM_LDQM
94
           sdram_wire_ras_n => DRAM_RAS_N,
95
96
                                  => DRAM_WE_N,
            sdram_wire_we_n
            sdram_clk_clk
                                  => DRAM_CLK,
97
            reset_reset
                                  => not(key(0)),
98
            frequency_export
                                  => freqbits, -- on 2bits
99
                                  => valuetoread
            value_export
00
       );
```

Figure 2.2: the port map of the nios system and the signals used in the circuit

As we can see on figure 2.2, we need to write the frequency and value export to be written on additional wires. This is only due to the client demand to display the current digital value and the work frequency of the converters.

The new clock signal is, as his name mentions it, is the new (slower) clock based the system's 50MHz clock. As we must use a clock value based on the user's table depicted in the lab subject. We had to divide the 50MHz with a VHDL component presented figure 3.

```
⊟entity divider is
 7
     □port(
         clkin : in std_logic;
div : in std_logic_vector(1 downto 0);
 8
 9
10
         clkout: out std_logic
11
12
      end divider;
13
14
     □architecture beh of divider is
15
      shared variable upto : integer range 0 to 999;
      shared variable count : integer range 0 to 999 :=0;
16
17
18
     □begin
19
     20
     begin--process
21
          if(clkin'event and clkin ='1') then--at each rising edge...
22
    ⊟
23
             case div(1 downto 0) is--...we increase counters
    when "00" =>--400kHz => 125 clock cycle
24
25
                   upto := 125-1;
                when "01" =>--200kHz => 250 cc
26
                   upto := 250-1;
27
                when "10" =>--100kHz => 500 cc
28
                   upto := 500-1;
29
                when others => -- 50 kHz => 1000 cc
30
31
                   upto := 1000-1;
32
             end case;
33
             if(count >= upto) then --we reached max value
     34
                clkout <=
35
                count := 0;
    ᆸ
36
             else --we must keep counting
37
                count := count + 1;
38
                clkout <= '0';
39
             end if; -- count=upto
         end if; -- clkin
40
41
      end process:
42
      end beh;
43
```

Figure 3: clock divider.

We will then plug the clkin to CLOCK\_50, the div to the 2-bit word given by user and clkout will be the newclock signal used by decoders.

This clock divider is based on strobe sending, the duty cycle of the new clock will be very low compared to the 50% of traditional digitals clocks. Every n clock cycle of the 50MHz we will send a strobe. Since the converters using this new clock are configured to work on rising edges of clocks, they don't really care about the rest. Let's talk about them. Figure 4 and 5 are respectively the VHDL code of PWM and PPM digital to analog converters.

```
⊟entity pwm is
⊟generic(
 8
             N
                               : integer := 255); -- limit value of the duty cycle
      □port(
10
             cĺk,rstn
                                 in integer; -- value coming from nios and sinus.h file
11
             D
12
             pwmout
                               : out std_logic); -- the logic signal of the pwn to send to filter
13
         end pwm;
14
15
       □architecture beh of pwm is
16
17
         shared variable Dcount : integer range 0 to 255 := D;
         shared variable Ncount : integer range 0 to 255 := N;
18
19
20
21
22
23
24
25
26
27
28
30
31
33
34
35
36
37
38
40
      □begin--architecture
      □process(clk,rstn)
       | begin--process

□ if(rstn = '0') 1

| pwmout <= '0
                                  then
                 Dcount := D;
                 ncount := N;
                  if(clk'event and clk = '1') then--rising edge
  if (ncount = 0) then--reset of counters
    ncount := N;
       dcount := D;
else if(dcount > 0) then --must send 1 for the duty cycle duration
    pwmout <= '1';</pre>
       ㅂ
                              ncount := ncount -
                              dcount := dcount - 1;
else if(dcount = 0) then
   pwmout <='0';</pre>
                                   ncount := ncount - 1;
             end if;
end if;
end if;--ncount check
end if;--clock
end if;--reset
41
42
43
44
       Lend
45
              process;
         end beh;
46
```

Figure 4.1: PWM converter

As D is an 8bit word, we need a generic constant N equal to 255 acting as the boundary of value to reach. (by writing this report we realize the generic calling is useless as we could have just wrote Ncount ... := 255; . We will put this on the account of flexibility)

Then as proposed in lab's subject, we create 2 counters that will decrement and the PWM output 1 as long as D isn't depleted. Once it is, the reset of both counter is done when Ncounter reaches 0. That will be the end of a period. The analog signal can be expressed as the mean value of the output voltage. Figure 4.2 is the output of the PWM before and after filtering. The sent value is 20 at working frequency of 100kHz



Figure 4.2: PWM signal in blue. Filtered one in purple.

```
⊟entity ppm is
         □port(
 8
                                              : in std_logic;
: in std_logic_vector(7 downto 0);--it will be signed then
                       clk, rstn
10
                                              : out std_logic
                       ppmout
11
12
           end ppm;
13
14
         □architecture beh of ppm is
15
16
           constant b : integer := 2;--the number of added bit after the adding operation
constant n : integer := 8;--the normal size of incoming data. here 8
constant conc : std_logic_vector(0 downto 0) := "0"; --maybe useless
17
18
             --signal declaration
           signal acc_in : std_logic_vector(8 downto 0); --an n+1 size word
signal acc_out : std_logic_vector(n+b-1 downto 0);
signal feedback : std_logic_vector(7 downto 0);
signal msh : std_logic_vector(3 downto 0);
19
20
21
22
23
24
25
26
27
28
29
30
           signal msb : std_logic; --will always take the msb of acc_out
         □ begin--arch
           acc_in <= (conc & D) + (conc & feedback); --at every moment we have the addition made
         process(cik,...
| begin--process
| if(rstn = '0') t
| pomout <= '0'</pre>
            process(clk,rstn)
        31
32
33
                                             then
        占
34
35
36
                       if(clk'event and clk = '1') then
  acc_out <= acc_out + (conc & acc_in);
  msb <= acc_out(n+b-1); --taking the msb</pre>
         37
38
39
                 ppmout <= msb;
end if;--clock
end if;--reset check
40
           end process;
41
42
43
44
45
           with msb select feedback <= --multiplexing
"10000000" when '1',-- equal to -128 when signed
"01111111" when others;-- equal to +127
46
48
           end beh;
```

Figure 5: PPM converter

The PPM functioning is rather more complex than the PWM. Based on the digital schema of the sigma depicted figure 6 we must have a constant addition from the feedback of the MSB and the data input. This is done for every moment at line 27 of the code. Note that the concatenation while being inelegant seems to be necessary for the VHDL syntax as there would be a format conflict with the addition. We aren't experts, just students trying to get a code working.




Figure 6: sigma delta functioning adapted with our signals denominations

Since the feedback and data\_in are 8bit words we must consider the ACC\_IN signal on 8+1 bits. The same reasoning is to be done when adding the register ACC\_OUT signal with ACC\_IN, that is why we put ACC\_OUT on 8+2 bits. Rest of the processing is extracting the MSB out of ACC\_OUT and sending it out for the PPM signal output. We also need to implement the multiplexer choosing the adequate feedback to the first adder.

```
113
          deevee : divider
         | Dport map(
| clkin => CLOCK_50,
| div => freqbits(1 downto 0),
| clkout => newclock
114
115
116
117
118
119
            );
120
121
122
123
124
125
126
127
128
129
130
131
           pewoum : pwm
                 port map(
clk => newclock,
                 rstn => key(0),

D => to_integer(unsigned(valuetoread)),

pwmout => GPIO_0(0)
            );
           peepeem : ppm
                 port map(

clk => newclock,


rstn => key(0),

D => valuetoread,
          ₽
132
133
                                                --no need to cast as we want to have signed std_logic_vectors
                 ppmout \Rightarrow GPIO_0(1)
            );
134
135
136
137
            LEDR(1 downto 0) <= freqbits(1 downto 0);</pre>
            end beh;
138
```

Figure 7: some of the port map used.

The hexadecimal displaying being part of previous lab, we won't come back on the 4 to 7 bits decoder.

Here is the block scheme of our program:



#### 2. C programming

The first program is supposed to ask the user any value between 0 and 255 as well as the frequency he wants from the menu given. Therefore, he'll have to write 00 to have f0 at 400 kHz, 01 to have it at 200kHz and so on so forth...

We created the code without any verification made on the input from the user; we assume he knows what he is doing.

First step was to implement the necessary libraries such as <stdio.h> in order to use scanf command. The code doesn't need any interruption for the moment so it is rather simple, basic.

```
13
       int main()
14
     □ {
15
           //init_timer();
16
           //i = 0;//index of the array for reading sinus.h
17
           int freq ;//on 2 bits
           int val; // on 8 bits, we'll mask both freq and val when sending
18
19
           printf("what value?");
20
           scanf("%d", &val);
           printf("what freq?");
21
22
           scanf ("%d", &freq);
           IOWR ALTERA AVALON PIO DATA (FREQUENCY BASE, freq & 0x03);
23
           IOWR ALTERA AVALON PIO DATA (VALUE BASE, val & 0xff);
24
25
26
           while (1);
27
           return 0;
28
```

Figure 8: The C code for sending once the frequency and value wished.

As said on figure 8 line 18, we must mask the sent data on peripheral as a measure of reliability. Even If the user sends something inappropriate, the Hardware must receive something in the correct format.

After what the user's job is done since the nios will send these data to the peripherals and the FPGA's hardware will treat those in continuous, displaying the value in hexadecimal on the 7 segments and the frequency 2 bits code on the 2 leds. But most importantly, the PWM and PPM being also wired to these data, they will output the analog signal in consequence, and we can retrieve the two signals from the GPIO\_0 pins.

The second program must implement the timer initialization and the timer interruption subroutine. This is done in 2 separated voids. The timer initialization is called in the main function. This was in comment at line 15. The function being called is shown figure 9. The 2<sup>nd</sup> void (a static void) will then be called at every interruption created by the timer.

```
43
      void init timer()
44
    45
           /* we want an interrupt every 10 millisec for 100Hz
            * with clock at 50MHz to have 100Hz it's every 500k cycles 500.000 = 0x 0007 k120
46
47
48
         IOWR ALTERA AVALON TIMER PERIODL (TIMER 0 BASE, 0xA120);
49
        IOWR ALTERA AVALON TIMER PERIODH (TIMER 0 BASE, 0x0007);
50
         int test=alt_ic_isr_register(TIMER_0_IRQ_INTERRUPT_CONTROLLER_ID, TIMER_0_IRQ,timer_isr, NULL,NULL);
51
         if (test == 0)
          printf("Timer Interrupt Routine Registered\n");
52
    iowr_altera_avalon_timer_control(timer_0_base, altera_avalon_timer_control_ito_msk |
53
54
          ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK);
55
```

Figure 9: Timer initialization.

If we want an interruption to occur at 100Hz with an intern clock frequency of 50MHz, then we have to code the period of interruption to be of 500k clock cycles. 500k translated in hexadecimal is 0x7A120. Line 48 and 49 of figure 9 is coding the period of timer.

Then we instruct the timer to start, work in continuous and generate interrupts. This is done line 53 and 54 by using the macro mask, the compiler knows which bit of which register of the timer to turn to 1.

Once the timer is set, we must program the interruption subroutine. Have a look at figure 10. The goal is to send data from the sinus.h file in a cycle. The variable i is declared as volatile integer.

```
29
       static void timer_isr(void *context)
30
     □ {
31
           //clearing interrupt
           IOWR ALTERA AVALON_TIMER_STATUS(TIMER_0_BASE, 0x00);
           //what do we want at each interrupt from timer?
33
34
           if(i == 20)
35
36
               i = 0;
37
           IOWR ALTERA AVALON PIO DATA(VALUE BASE, samples[i] & 0xff);
38
39
       // IOWR ALTERA AVALON PIO DATA (VALUE BASE, val & Oxff);
40
           i ++;
```

Figure 10: Timer interrupt subroutine to send data from sinus.h file to the converters.

After implementing the sinus.h file in the right folder and declaring it in the first lines of code, we can extract the values like in an array. (Here the array is called "samples") rest of code is sending data to converters and surveying rank of the array value which is i.

The result on the output of the converters pins isn't visibly interesting as it is a square signal changing at 100Hz. However, after implementing an appropriate filter, we have interesting results for the eyes. (Well, it's just a sinus wave but it's the result of a long journey that's why it's rewarding)

The period is 200ms which is expected since we have 20 samples in the array and one sample is sent every 10ms. The amplitude from the GPIO\_0 output is roughly 4.25 V without the probe amplification and the sinus amplitude is roughly 3V.



Figure 11: sinus wave collected from the PWM converter and after filter.

# ###TODO###

upload the photos of the different value @ different frequencies and from different converters.

Talk about the measuring and conclude





Figure 12: 2<sup>nd</sup> order low-pass filter circuit

We built the 2<sup>nd</sup> order low pass filter shown in the instructions and and we connected the output of each converter to the filter. We display on the oscilloscope the output of each converter by changing the value of f0 and the data value. So, we did 24 measurements but we just put the most relevant ones.

For PPM:



Data value=20 and f0=400kHz

Data value=20 and f0=50kHz



Data value=160 and f0=400kHz

Data value=160 and f0=50kHz

# For PWM:



Data value=20 and f0=400kHz

Data value=20 and f0=50kHz



Data value=160 and f0=400kHz

Data value=160 and f0=50kHz

First, we noticed that for any f0, the amplitude of the GPIO\_0 is equal to 2.860v.

# Oscilloscope observations:


#### PPM

This approach is more complex, because we are operating on exact numbers with comparator inside. Signals for the high f from filter is stable, because harmonics are active for the greater f than filter passes. Whereas, if f is lower, the sinus shape is clearly seen.

The less samples we take, the more noise is in our filtered signal.

### **PWM**

Moreover, for PWM only lower frequencies are active with high amplitude (purple signal after LOW-pass filter), when converter's output is changing values. This behavior is described in the graphic below:



While changing the value from logic "1" to "0", mainly we are using only a low frequency band.

PWM converter transmits only average value and discard all harmonic components, that is why the filtered signal is stable in logic "1" or "0".

To conclude, we observed that both PWM and PPM are highly immune toward noise. The most significant difference is that for PWM method a synchronization between transmitter and receiver is needed but not for PPM method. We also concluded that transmission power is variable for PWM because of variation in amplitude and width. On the other hand, the width and the amplitude are constant for PPM so the transmission power is constant.