



Question 1

Design a half wave rectifier fed with a sinusoidal input voltage of 24V peak-to-peak amplitude, zero average, and 1kHz frequency. Assume the diode to be ideal. Let the load resistance $R = 100\ \Omega$ and capacitor $C = 100\ \mu\text{F}$. Find the average dc output voltage, the average diode current during conduction and the maximum current. Verify all your results by simulation. Paste your calculation and simulated circuits (with and without filter capacitor) along with the graphs in the PDF document.





without filter

$$V_P = 24 \text{ V}$$

$$V_{dc \text{ out avg}} = \frac{V_P}{\pi} = \frac{24}{\pi} = 7.639 \text{ V}$$

$$i_{d \text{ avg}} = i_{L \text{ avg}} = \frac{V_{dc \text{ out avg}}}{R} = \frac{7.639}{100} = 0.07639 \text{ A}$$

$$i_{\max} = \frac{V_P}{R} = \frac{24}{100} = 0.24 \text{ A}$$



with filter

$$V_p = 24 \text{ V}$$

$$V_R = \frac{V_p}{fRC} = \frac{24}{1000 \times 1000 \times 1000 \times 10^{-6}} = 2.4 \text{ V}$$

$$\begin{aligned} V_{dc \text{ out}} &= V_p - V_R \\ &= 24 - 2.4 = 21.6 \text{ V} \end{aligned}$$

$$V_{dc \text{ out avg}} = \frac{V_{dc \text{ out}}}{\pi} = \frac{21.6}{\pi} = 6.875 \text{ V}$$


$$i_L = \frac{V_p}{R} = \frac{24}{100} = 0.24 \text{ A}$$

$$\begin{aligned} i_{d \text{ avg}} &= i_L \left(1 + \pi \sqrt{\frac{2 V_p}{V_R}} \right) \\ &= 0.24 \left(1 + \pi \sqrt{\frac{2 \times 24}{2.4}} \right) \\ &= 3.611 \text{ A} \end{aligned}$$

$$\begin{aligned} i_{\text{max}} &= i_L \left(1 + 2\pi \sqrt{\frac{2 V_p}{V_R}} \right) \\ &= 0.24 \left(1 + 2\pi \sqrt{\frac{2 \times 24}{2.4}} \right) \\ &= 6.983 \text{ A} \end{aligned}$$


Question 2

Design the common emitter configuration of BJT. Take $V_{cc} = 12V$, $R_c = 2\text{ Kohm}$, $R_b = 5\text{ Kohm}$. Take $V_{bb} = 0.2V, 0.7, 1V, 2.5V$ and $5V$ and measure I_c , V_{ce} and I_b . Take screenshots of each reading. Using these data, find out the value of current gain (Beta) in the active region. Perform all the necessary calculations and attach the screenshots of circuit, all the readings and graphs in a PDF document.



06

When $V_{bb} = 0.2V$ $I_b = 11.596pA$ $I_c = 36.028pA$ $V_{ce} = 12V$ $\beta = I_c/I_b = 3.106$




When $V_{bb} = 0.7V$

$I_b = 513.8nA$

$I_c = 51.381\mu A$

$V_{ce} = 11.897V$

$\beta = I_c/I_b = 100$




When $V_{bb} = 1V$

$I_b = 38.222\mu A$

$I_c = 3.822mA$

$V_{ce} = 4.355V$

$\beta = I_c/I_b = 100$




When $V_{bb} = 2.5V$

$I_b = 335.48\mu A$

$I_c = 5.958mA$

$V_{ce} = 82.231mV$

$\beta = I_c/I_b = 17.759$




When $V_{bb} = 5V$

$I_b = 834.74\mu A$

$I_c = 5.970mA$

$V_{ce} = 59.183mV$


$\beta = I_c/I_b = 7.151$




$$\beta_{avg} = \frac{3.106 + 100 + 100 + 17.759 + 7.151}{5} = 45.603$$

Question 3


Design and simulate a MOSFET switching circuit using the model 2N7000G (An enhancement type N – channel MOSFET available in Multisim live). Values are $V_{DD} = 5V$, $R_L = 30\Omega$ (Load Resistance), R_{in} (rather say R_g) = $1k\Omega$. Now use $V_{gs} = 1V, 3V, 5V, 10V$ and $25V$ separately. Use probes to measure i_d and V_{ds} . Observe the changes in circuit. Take snapshots of Schematic as well as graphs. Find the approximate integer value of V_{th} by observing the graphs. Also describe the working of this circuit. Put it all together in a PDF document.




When $V_{gs} = 1V$




When $V_{gs} = 3V$




When $V_{gs} = 5V$



When $V_{gs} = 10V$



When $V_{gs} = 25V$



From above graphs we observe that the approximate integer value of V_{th} is 3V
(Actual is somewhere around 2.1V-2.5V)

Working Of N Channel Enhancement Type MOSFET as a Switch

In the above circuit arrangement, an Enhancement mode N channel MOSFET is being used as a switch to turn the device “ON” and “OFF”. The gate input voltage V_{gs} is taken to an appropriate positive voltage level to turn the device and therefore the load either “ON”, ($V_{gs} = +ve$) or at a zero-voltage level that turns the device “OFF”, ($V_{gs} = 0V$).

Cut-off Region

Here the operating conditions of the transistor are zero input gate voltage (V_{gs}), zero drain current I_d and output voltage $V_{ds} = V_{dd}$. Therefore, for an enhancement type MOSFET the conductive channel is closed, and the device is switched “OFF”.

Cut-off Characteristics

- The input and Gate are grounded (0V)
- Gate-source voltage less than threshold voltage $V_{gs} < V_{th}$
- MOSFET is “OFF” (Cut-off region)
- No Drain current flows ($I_d = 0A$)
- $V_{out} = V_{ds} = V_{dd} = "1"$
- MOSFET operates as an “open switch”

Then we can define the cut-off region or “OFF mode” when using a MOSFET as a switch as being, gate voltage, $V_{gs} < V_{th}$ thus $I_d = 0$

Saturation Region

In the saturation or linear region, the transistor will be biased so that the maximum amount of gate voltage is applied to the device which results in the channel resistance R_{ds} being as small as possible with maximum drain current flowing through the MOSFET switch. Therefore, for the enhancement type MOSFET the conductive channel is open, and the device is switched “ON”.


Saturation Characteristics

- The input and Gate are connected to V_{dd}
- Gate-source voltage is much greater than threshold voltage $V_{gs} > V_{th}$
- MOSFET is “ON” (saturation region)
- Max Drain current flows ($I_d = V_{dd} / R_L$)
- $V_{ds} = 0V$ (ideal saturation)
- Min channel resistance $R_{ds} < 0.1\Omega$
- $V_{out} = V_{ds} \cong 0.2V$ due to R_{ds}
- MOSFET operates as a low resistance “closed switch”

Then we can define the saturation region or “ON mode” when using a MOSFET as a switch as gate-source voltage, $V_{gs} > V_{th}$ thus $I_d = \text{Maximum}$.

Question 4

Design a full adder circuit using logic gates. Make the truth table and derive the simplified Boolean expression using K-map. Show the derivations. Take snapshots of Schematic. Put it all together in a PDF document.



Full adder Truth table.

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adder K map

X \ YZ	00	01	11	10
0	0	1	3	2
1	4	5	7	6


X \ YZ	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$$\begin{aligned}
 S &= x'y'z + x'y'z' + xy'z' + xyz \\
 &= z'(xy' + x'y) + z(xy + x'y') \\
 &= z'(xy' + x'y) + z(xy + x'y') \\
 &= z \oplus (x \oplus y) \\
 &= x \oplus y \oplus z
 \end{aligned}$$


$$C = xy + yz + zx$$

Question 5

Reduce the expression $F = A[B + C'(AB + AC')']$ and show the derivation. Design and simulate a circuit for the expression and verify the reduced expression. Take snapshots of Schematic and derivation. Put it all together in a PDF document.



$$\begin{aligned}
 F &= A[B + \overline{C'(AB + AC')}] \\
 &= A[B + \overline{C}(\overline{AB} \cdot \overline{AC})] \\
 &= A[B + \overline{C}(\overline{A+B})(\overline{A+C})] \\
 &= A[B + \overline{C}(\overline{A+B}C)] \\
 &= A[B + \overline{A}\overline{B}C + \overline{B}C\overline{C}] \\
 &= A[B + \overline{A}\overline{B}C + \overline{B} \cdot 0] \\
 &= AB + A\overline{A}\overline{B}C \\
 &= AB + 0 \\
 &= AB
 \end{aligned}$$



LINK TO MY CIRCUITS

Question 1 - Half Wave Rectifier Without Filter

[Half Wave Rectifier Without Filter - Multisim Live](#)

Half Wave Rectifier With Filter

[Half Wave Rectifier With Filter - Multisim Live](#)

Question 2 - BJT Common Emitter

[BJT Common Emitter - Multisim Live](#)

Question 3 - n-MOSFET as Switch

[n-MOSFET as Switch - Multisim Live](#)

Question 4 - Full Adder

[Full Adder - Multisim Live](#)

Question 5 - Logic Expression

[Logic Expression - Multisim Live](#)