

Spacial parallelism \rightarrow dupe. hardware.

Temporal parallelism /pipelining. multiple stages.

Throughput # tokens produced per unit time. (with expense of latency.
rate of finishing task...)


Ch. 5 p1-8.

Inters. Arch. Mem systems. seq. building blocks, mem / logic arrays.

Building blocks: gates, multiplexers, decoders, registers, OR/NAND circuits, counters, memo array, logic array.

1-Bit adder.

half adder



A	B	Cout	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B \quad \text{carry}$$

exclusive or.

$$\text{Cout} = AB \quad \text{(two inputs)}$$

and.

XOR gate is

hard to implement!

Try using half/full adders.


$$S = A \oplus B \oplus Cin$$

$$\text{Cout} = AB + ACin + BCin$$


carry out - majority function.

(more 1's than 0's) $\Rightarrow 1$.

Potentially faster - dedicate specific circuitry for ripple



Full adder



Cin	A	B	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Cin	A	B	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus Cin$$

$$\text{Cout} = AB + ACin + BCin$$

carry out - majority function.

(more 1's than 0's) $\Rightarrow 1$.

carry propagate adders.

Multibit Adders (CPA)s.

- Ripple-carry (slow)

- Carry-lookahead (fast)


- Prefix (faster).

Precomputation.

require more hardware.

* carry select

A B



Ripple carry - chain 1-bit adders together.

Slow bc. linear

computation -

an.


25

7A Bread Board Traffic Circuit Explained


Tie 1 to GND, 13 to DV.

6 Inverters

using 4 of them




Look up data sheet! Digi-Key. sn 74hc175 search




inverters invert S₀, S₁, TA, TB.

inverted!!

3-input AND gates are composed of 2 AND gates.





PCB template on MATLAB. pcb_traffic.m.

```

Clk = 2; % clock on pin 2
nRst = 3; % reset on pin 3
pic - set1 (Clk); % initialize to 0.
pic - set1 (nRst);
% set output mode.
pic - dig - 0 (Clk)
pic - dic - 0 (nRst),

```

```

% pause
pause (1);
% Deassert nRst.
pic - set0 (nRst);
set^high

```

} Toggle clock every second.

```

while true
    pause (1);
    pic - set0 (Clk);
    pause (1);
    pic - set1 (Clk);
end

```

} Loop doesn't stop.


- Then the clock/LED flashes...
- connect 2 boards

3/13 Prep Work.

Slides Ch.3 P32~45.

- Has the FSM on slide #43.
- Need to control 2 sets of LED's. → 6 LED signals from 2-state bits S_1 and S_0 .
- T_A and T_B grounded.
- Hold on green when one of T_A or T_B is ~~grounded~~ connected to S_1 .
- $300\ \Omega$ resistor (orange, black, brown, gold) → green. } LED's. ↑
 $160\ \Omega$ red, amber, yellow → blue "while has traffic"

What's on the slides P32 - 45? 443, 435. description



Encoding

S0	00
S1	01
S2	10
S3	11

curr

S

Inputs

TA TB

next state

S'

S0	0	X	S1	← A no traffic. change
S0	1	X	S0	← A has traffic. Stay.
S1	X	X	S2	← always transitions.
S2	X	0	S3	← B no traffic. Δ
S2	X	1	S2	← B has traffic. Stay.
S3	X	X	S0	← always Δ (yellow)

✓ exclusive or.

$$S_1' = S_1 \oplus S_0$$

$$S_0' = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

S ₁	S ₀	T _A	T _B	S ₁ ' S ₀ '
{ 0	0	0	X	0 1
0	0	1	X	0 0
0	1	X	X	1 0
{ 1	0	X	0	1 1
1	0	X	1	1 0
1	1	X	X	0 0



① Clock set up?

Powered?

Output?

Fan wires where?

② Breadboard Explain...

③ What's the goal?

④ Debug? Where's everything?

⑤ What to do w. the LA₁, LA₀, LB₁, LB₀ on wires? 3 lights?

(9)

Output table:

curr

Outputs

$$LA_1 = S_1$$

Encoding

S₁
S₀LA₁ LA₀ LB₁ LB₀

$$LA_0 = \bar{S}_1 S_0$$

green

0 0

(S₀)

0 0

0

0

1

0

0

1

✓

✓

✓

yellow

0 1

(S₁)

0 1

0

1

0

1

0

0

✓

✓

✓

red

1 0

(S₂)

1 0

1

0

0

0

1

✓

✓

✓

(S₃)

1 1

1

0

1






0



1

✓

✓


✓

12 inches.
6 ft



LA_1	LA_0	Light Colors
0	1	Yellow
0	0	Green
1	1	Red
1	0	Orange


LB_1	LB_0	Light Colors
0	1	Yellow
0	0	Green
1	1	Red
1	0	Orange




8A Carry Look Ahead, Ripple, Carry - Select. 3/17

No synchronizer needed ... full credit. (173).


Carry-select adder.



the next one:



Logism build circuit.




VCC	16
RE3	15 ← Only digital input
RA1	14
RAS	10
RB7	9
RB1	3
RB0	2
AND	1

of number of bits ↑
account for propagation delay.
progression thru multiplexer.

each new component has one
more ~~go~~ bit.

Very fast ...

can choose group size. Logarithmic
propagation delay




* no need to implement this!

8B Adder Logism, Matlab, Arithmetic Logic Unit / Status Flags.

Shifters, Multipliers, Dividers. 3/19.

4-bit increment circuit. connect outputs back
into input



turn this one

Input. → change clock

Keep toggling this. it counts
from 0 - 2³.

some extra components
for status flags.

* overflow. $\oplus + \oplus = \ominus$ issue!

same-signed #'s produce a sum w. opposite sign.

Arithmetic Logic Unit



Addition

Subtraction

AND OR

logical. bit-wise basis.

ctrl. 1:0	
00	Add
01	Subtract
10	And
11	Or.



carry multiplexer chooses result.

Status flag. N - negative

Z - result is 0 (zero)

C - Adder produces carry out


V - adder overflowed

$V=1$ if All is 1's only OR or \ominus (cathl = 0.)

6 And. A and Sum have opposite signs.

6 And. same signs upon addition OR different signs upon subtraction.

What to do with the flags?



Always shift right the MSB

Shifters

Logical shifter filled with 0's.

$$11001 \gg 2 = 00110$$

$$11001 \ll 2 = 00100$$

Arith shifter.

$$11001 \ggg 2 = 11110 \quad \text{preserve the sign}$$

$$11001 \lll 2 = 00100 \quad \text{left shift stays the same}$$

Rotator

$$11001 \xrightarrow{\text{ROR } 2} 01110$$


rotate the 2 rightmost bits.

~~right shift~~


$$11001 \xrightarrow{\text{ROL } 2} 00111 \quad \text{preserve the sign}$$

$$11001 \xrightarrow{\text{ROL } 2} 00111 \quad \text{rotate the 2 leftmost bits.}$$


ROL



Shifter design



partial products



shifted partial products

summed to form result.

$\log n$ # of multiplexers to go thru.

shift to the left = multiply by 2.

take 2's comp. shift to the left.

$$11101 \ll 2 = 10100 (-3 \times 2^2 = -12)$$

$$A \ggg N = A \div 2^N$$

$$10000 \ggg 2 = 11100 (-16 \div 2^2 = -4)$$



Not efficient

full adders and AND gates.

Result:

$$P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0$$

$$\begin{array}{r}
 & 01 \ 01 \ (5) \\
 & \times \ 01 \ 11 \ (7) \\
 \hline
 & 01 \ 01 \\
 & 01 \ 01 \\
 + & 0 \ 0 \ 0 \ 0 \\
 \hline
 & 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 1 \\
 & 5 \times 7 = 35
 \end{array}$$



8C Dividers, Floating Pt. Calculations. 3/23.

$$A/B = Q + R \quad \begin{matrix} & \text{separate quotient \& remainder.} \\ \checkmark & \checkmark \end{matrix}$$

Decimal example $2584/15 = 172 R4$ $0 \leq R \leq B$.

$\frac{A}{B} \rightarrow Q, R$ such that $A = B \times Q + R$ \checkmark might be negative ---

Long hand revisited... ①

$$15 \overline{)2584} \text{ RQ.}$$

$$\begin{array}{r} 000\boxed{2} \\ - 15 \\ \hline - 13 \\ \hline \end{array} \quad \begin{array}{r} 0 - - - \\ \text{bc. failed.} \end{array}$$

$$\begin{array}{r} 00\boxed{2}5 \\ - 15 \\ \hline - 10 \\ \hline \end{array} \quad \begin{array}{r} 01 - - - \\ \text{success. bring in the next bit} \end{array}$$

$$\begin{array}{r} 0108 \\ - 105 \\ \hline - 3 \\ \hline \end{array} \quad \begin{array}{r} 017 \\ \text{success} \end{array}$$

$$\begin{array}{r} 0034 \\ - 30 \\ \hline - 4 \\ \hline \end{array} \quad \begin{array}{r} 0172 \\ \text{bring the next.} \end{array}$$

Binary $1101/10 = 0110 R_1$

$$\begin{array}{r} 0.0.01 \\ - 0.0.10 \\ \hline 1.1.1 \\ \hline 0.0.11 \\ - 0.0.10 \\ \hline 0.0.01 \\ - 0.0.10 \\ \hline 0.0.00 \\ - 0.0.01 \\ \hline 0.0.00 \\ \hline \end{array} \quad \begin{array}{r} 0 - - - \\ \text{test w. extra bit. from 1 to the right} \\ \text{fails bc. result is -1.} \\ \text{shift to left } \boxed{?} \text{ why?} \\ \text{3rd digit} \\ \text{success.} \\ \text{only use the rightmost} \\ \text{R}_1 \text{ now.} \\ \text{retain the last value.} \end{array}$$

△ crank from orig. if fail

△ add from next if succ.

Algorithm.

$$R' = 0$$

for $i = N-1$ to 0


$$R = \{ R' \ll 1, A_i \}$$

$$D = R - B$$

if $D < 0$ $Q_i = 0$; $R' = R$

else $Q_i = 1$; $R' = D$


$$R = R'$$



also tells the
remainder

tells
if it's
negative or not.

redundant



linear implementation. straightforward but slow.

Number Systems

positive # unsigned bin

neg # two's complement. sign / mag numbers.

fractions { fixed - point

floating-point binary point floats to the sig. 1.
similar to sci. notation.

6.75 has 4 int bits and 4 frac bits.

0 1 1 0 . 1 1 0 0

$$2^2 + 2^1 + 2^0 + 2^{-2} = 6.75 \text{ exponent.}$$

$$273 = 2.73 \times 10^2. \quad \begin{matrix} \text{M} & \times & B^E \end{matrix}$$

↑ ↑ △ △
M B Mantissa base

* Mantissa needs to be specified

and ~~0 < M < 10.~~ $0 < M < 10.$

Ex: 75_{10}

0 1 1 1 0 0 0

7

0.5

add 1

to 1sb

1 0 0 0 1 0 0 0

1

8 + $\frac{1}{2}$

-75_{10}

+7.5 0 1 1 1 0 0 0

inv. bits 1 0 0 0 0 1 1

7


0.5

add 1

1 0 0 0 1 0 0 0

1

8 + $\frac{1}{2}$




32-bit floating pt.

IEEE 754 floating-point standard.

Ex: convert 288_{10}

$$288_{10} = 11100100_2$$

~~rep 1~~ binary sci. note: $1.1100100_2 = 1.11001_2 \times 2^7$



(positive is 0).

rep 2: implicit leading 1. bc. no need to store it.

rep 3: biased rep. Exp of 7 $127 + 7 = 134 = 0x10000100_2$ for better comparison Exponent encoding --

Ex. $-58.25_{10} \rightarrow 58.25_{10} = 11010.01_2$ (only convert labs/)

$$\rightarrow 1.1101001 \times 2^5$$

\rightarrow sign 1 (neg.

$$8 \text{ exp: } (127 + 5) = 132 = 1000100_2$$

$$23 \text{ frac: } 11010010000000000000$$

in hex: $0x<2690000$

output: 1 100 0010 0 110 1001 0000 0000 0000

(41)

spec'als.

Sign	Ex	Frac
x	00000000	000000000000000000000000 -
0	1111111	
-D0	1111111	
NaN	x	1111111 non-zero

↓ } do computations used in subsequent computations. debug

double pres 64 bit 1 sign 11 exp 52 frac bias = 1023 ($2^N - 1$)
not supported in microprocessors.

denormals ... 0 exponent and non-zero fractions.

Rounding nodes: E.g. round 1.100101 (1.578125) to 3 frac bits.

down : 1:100

14P : 1-101

$\rightarrow D \vdash L100$

→ nearest : 1101 ↗

1625 is closer to 1578125

than 1.5 is.

Ex: ① get exponent - $s=0$ $F=128$ $F=-101$

0 01111111 100 0000 0000 0000 0000 0000 ⑥ Norm. Mantissa & adjust exps if necessary

101 0000 m = ⑦ Round result

0 100000000 1010000 m --- ⑦ Round result

② Prepend leading 1.

$$N_1 = \frac{1}{\pi}$$

$$N_2 = \frac{1}{2} 10$$

⑧ Assemble exponent & fraction back into floating-point format and then round.

③ compare arguments. $127 - 128 = -1$ NOT THE SAME!

N_1 's shifted mantissa: $1.1 >> 1 = 0.11 \times 2^1$

$$A \times B = (a_m \times b_m) \times 10$$

multiplication = multiply

mantissas and exponents.

Add

$$⑥ 10.011 \times 2^1 = 1.0011 \times 2^2 \quad (0 < M < 1)$$

$$\begin{array}{r} 0.11 \quad x 2^1 \\ + 1.101 \quad x 2^1 \\ \hline 10.011 \quad x 2^1 \end{array}$$

⑦ round : no need.

⑧ assemble. 0 10000001 001 1000 0000 0000 0000 0000

9B

Multiplication

$$\begin{array}{r} 1010 \\ \times 1101 \\ \hline 1010 \\ 0000 \\ 1010 \\ \hline 1010 \end{array}$$

$$\begin{array}{r} 1010 \\ \times 1010 \\ \hline 10000010 \end{array}$$

carries

same answer

use a const amt of
resources

bc. one bit at a time.

$$+ 00000000 \leftarrow M \cdot q_0$$

$$+ 01010000 \leftarrow M \cdot q_1$$

$$+ 00000000 \leftarrow M \cdot q_2$$

$$+ 00000000 \leftarrow M \cdot q_3$$

prevent overflow.

$$\begin{array}{r} 1010 \\ 1101 \\ \hline 00000000 \\ 01010 \leftarrow M \cdot q_0 \end{array}$$

$$01010000$$

$$00101000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$

$$00000000$$


$$00000000$$

$$q_3 \ q_2 \ q_1 \ q_0$$

$$1 \ 1 \ 0 \ 1$$

gen. add. cycle --
accumulate.

shift to the right.



shifting / sharing bits
between p & q.

needs 9 bits
rather than 12.

Negative Numbers.

$$-6 \quad 1010 \quad (M)$$

$$-3 \quad 1101 \quad (Q)$$

$$\begin{array}{r} 0000000000 \\ 11010 \quad M \cdot q_0 \\ \hline 1101000000 \end{array}$$

$$\begin{array}{r} 0000000000 \\ 1111010000 \\ M \cdot q_1 \\ \hline 11010 \quad M \cdot q_2 \end{array}$$

$$\begin{array}{r} 11010 \\ 110001000 \\ \hline 111000100 \\ M \cdot q_3 \end{array}$$

$$\begin{array}{r} 111000100 \\ -11010 \\ \hline 000010010 \\ M \cdot q_4 \end{array}$$

$$\begin{array}{r} 000010010 \\ 11010 \\ \hline 101100100 \\ This \ is \ -78. \\ M \cdot q_5 \end{array}$$

$$\begin{array}{r} 101100100 \\ 11010 \\ \hline 1100110010 \\ This \ is \ -78... \\ M \cdot q_6 \end{array}$$

$$\begin{array}{r} 1100110010 \\ 11010 \\ \hline 0001110 \\ lots \ of \ borrows... \\ M \cdot q_7 \end{array}$$

q3's weight

$$111000100$$

$$-11010$$

$$000100100$$

$$000010010 = -18$$


special quick adds:

$$Q = 00010001 \quad (=17)$$

8 shifts, 2 adds.

$$Q = 00011110 \quad lots \ of \ borrows...$$

Booth's Algorithms: skip over a bunch of 0's w. $2^{j-1} - 2^j$



Ex: $Q = 00101111,0$

$$Q^* = \underset{1}{0} \underset{1}{1} \underset{1}{0} \underset{0}{0} \underset{0}{0}, \quad 2 \text{ adds, } 2 \text{ subtracts.}$$

$Q = 01010101,0$

$$\underset{1}{V} \underset{1}{V} \underset{1}{V} \underset{1}{V} \underset{1}{V} \underset{1}{V} \underset{1}{V} \underset{1}{V} \quad 4 \text{ adds, } 4 \text{ subtracts.}$$

Recording $???$

do $\overset{4)}{2\text{-bit shifts}}$
at a time. instead
of 8 1-bit shifts.

$*q_{i+1}$	q_i^*	\perp subtract	$+$ add	0 do nothing	
q_{i+1}	q_i	q_{i+1}^*	q_i^*	i	$i+1$
0	0	0	0	0	0
0	0	1	0	+M	0
0	1	0	1	-M	+2M
0	1	1	0	0	+2M
1	0	0	1	0	-2M
1	0	1	0	0	+2M
1	1	0	0	+M	-2M
1	1	1	0	-M	0
				0	0

- These are both 2's complement.
- This is really formalized!
- Works for P, Q being \oplus and \ominus .
- When $\# < 0$, either subtract (for \ominus) or do nothing bc. the previous ones can do subtractions for us.
- Downside... Look at various Q 's.


especially when there
are discontinuities
 \Downarrow booth's alg. doesn't always help!

9C shifters, Counters, RAM. final project explanation 3/29

Rest of proj. 5.

- Extra breadboards. Collect parts. Go to Barton Hall a lot.



Booth's Alg.



PPT. Floating Pt Addition.

Counters

- Increments on clk edge.
- Cycle thru nums.
- Digital clock displays.
- Program counters.



abrupts of F.F

The chip is in the kit
counts up or down.


the 1 is the
next-state logic.

sync. counter is controlled by the carry-in input.


Shift Registers.

- shift a bit on CLK edge.
in/out

- serial to // converter.



tmp:



Shift serial data. ↓


the other way: parallel load (multiplexer).

SR. w. Parallel Load.

Load = 1 = Normal N-bit reg.

Load = 0 : shift regis.


both ways!



Memory Arrays

- Stores large amount of data.
- Dynamic random access memory (DRAM)
- Static random access memory (SRAM)
- Read-only array (ROM)

M-bit data val read/write
at each unique N-bit addresses.



- 2-dim array of bit cells
- Each bit cell stores 1 bit.
- N address bits and M data bits.

- 2^N rows & M columns

- Depth (num rows (num words))

- Width (num cols (size of word))


- Array size = depth × width = $2^N \times M$




depth → the 3-bit

and at addr.

10 is "100".





in computer

RAM: volatile read & write quickly
loses data when power off

ROM: nonvolatile
retains data.

writing is impossible or slow

Non-sequential access.
easy access to any memory


flash mem. in cams, thumb drives, digital cameras. W/o power.

"burning fuses" 烧光熔断。 This is no longer the case for flash memory.



RAM Robert Dennard 1932 - cheap. very small cells.

DRAM dynamic ram. → capacitor (computers -- refreshed or data gone).

SRAM static RAM → cross-coupled inverters. same circuitry as a latch.
as compact as possible.



10A Memory Arrays, ROM (read-only memory), Dot Notation, Multi-Ported Memories, PLA's, FPGAs, LE (logic element)



ROM Dot notation

		0 1 0	1 0 0	1 1 0	0 1 1
		width	depth		
Address		1	1	1	1
11	
10	
01	
00	

Ex:

$$X = AB$$


$$Y = A + B$$

$$Z = A\bar{B}$$

2:4 decoder	
11	.
10	.
01	.
00	.

$2^2 \times 3$ -bit

Multi-ported memories.






in computer
RAM: volatile read & write quickly
loses data when power off
ROM: nonvolatile
retains data.
writing is impossible or slow
Non-sequential access.
easy access to any memory



flash mem. in cams, thumb drives, digital cameras. W/O power.

"burning fuses" 烧光熔断. This is no longer the case for flash memory.


RAM → Robert Dennard 1932 - cheap.
DRAM dynamic ram. → capacitor (computers ... refreshed or data gone).
SRAM static RAM → cross-coupled inverters. same circuitry as a latch.
as compact as possible.



10A Memory Arrays, ROM (read-only memory), Dot Notation, Multi-Ported Memories, PLA's, FPGA's, IEC logic element 41



ROM Dot notation





Ex:

$$X = AB$$

$$Y = A + B$$


$$Z = A\bar{B}$$



SystemVerilog Memory Arrays. (code)

• PLA (programmable logic arrays) Fixed internal connections. AND arr + OR arr.

FPGA (Field programmable gate arrays) Arms of logic elems.



OR ARRAY

LE = Logic element

① combinational & seq. logic

② programmable internal connections.

- LUT (look up tables) perform combinational logic.


- Flip - Flops : perform seq. logic

- Multiplexers : connect LUT's and ff.'s

Switches, delay

10B - Fancy Matlab Stuff 4/3

SCHMIDT.



74HC04 inverter.


v output of the inverter is H2 bc.
input is low.

triggers in 2 directions.

window large
enough to handle
most cases.

SCHMIDT inputs intentionally

hystereses ??




signal ↑ when time ↑.
inverter.

threshold of
inverter.


w. noisy inputs?

SCHMIDT has
2 thresholds


depending on the
output. to
avoid bad
oscillations.



bad oscillations.
stability issues.



SPST single pole
single throw.






SPDT

single pole
double throw.



DPDT



$e^{-t/\tau}$
exp decay

very slow...

Minimize bounce: tact switches. (tactile switch)

If remove capacitor (stabilizer ???)



bad oscillations in SCHMIDT trigger in intermediate state.

TTL: totem-pole } almost every
CMOS: push-pull } rail to rail

open collector } or
open drain } or nothing.

TTL CMOS : tri-state } or, sr,
or nothing
bi-directional signals
split multiplexor



parrot set



uses: ① High voltage (Lamp...)

IOC How to use Encoders and Decoders on Bread Board (HW6) 4/3


Decoder is RAM (memory arrays).



not allowed! 8 to 3 encoder

only one input can be active. Only set/reset can be high at once.

so... we use the priority encoder



safe way to
drive outputs

bc. output is
never high.

unlike set of signals

or undefined behavior.


Datasheet, truth table. priority encoder.

For chip 138


$G_1 \quad \overline{G_2 A} \quad \overline{G_2 B}$

H L L


↑
has to have this for
the chip to work.




Gray's number		
0	0	0
0	0	1
0	1	1
0	1	0
1	0	0
1	1	1
0	1	1
0	0	0





3-bit number



20 19 18 17 16 15 14 13 12 11
KK D8 D8 D7 Q7 Q6 D6 D5 Q5 CLK



FSM next state. EN DE finds next state.



active low. invert

	0 0 0 0	0 1 1 1	7
①	✓ 0 0 1	1 1 1 0	6
②	✓ 0 1 1	3 1 0 0	4
③	✓ 0 1 0	2 1 0 1	5
④	✓ 1 1 0	6 0 0 1	1
⑤	✓ 1 1 1	7 0 0 0	0
⑥	✓ 1 0 1	5 0 1 0	2
⑦	✓ 1 0 0	4 0 1 1	3

