

WonBin Seo

Dr. Shannon Nicley,

ECE 813 Advanced VLSI Design

2 May 2025

# 8 bit Microprocessor Design with Cadence

ECE 813 Design Project Report

Michigan State University

Spring 2025

## 1. Project Overview

This project involves designing a complete 8-bit data path, including a register file (SRAM), an Arithmetic Logic Unit (ALU), and a barrel shifter, and a register file using Cadence Virtuoso design tools.




Figure 1. Structure of the 8-bit microprocessor data path

In this data path, we must design a complete 8-bit data path consisting of a register file (SRAM), an ALU (Arithmetic Logic Unit) and a Barrel shifter, as shown in Figure 1. The data path will be capable of multiple instructions determined by several control signals that comprise the operational code or “opcode”.

The ALU can perform both arithmetic and bit-wise logical operations. The ALU will have two 8-bit data inputs and several control signals that specify the ALU function to be executed in a given clock cycle. The ALU input data is loaded into the latch at the rising edge of the ALU clock (clk2), and the output is generated after a delay due propagation through the combinational logic of the ALU and the Shifter. ALU will contain add/subtract and other logical calculations (Increment A, Increment B, A NAND B, A NOR B, A XOR B, INV A), using Manchester carry generation carry lookahead adder.

A shifter provides data manipulation capabilities. In this design, we will use barrel shifter that executing logical shifts. It will perform 7-bit logical shifts, which can be implemented by opcodes.

The register file is a block of memory that provides the data inputs to and stores outputs from the ALU. The register file at read/write address is specified by control bits included in the opcode. We will use multiport SRAM, has two read line and one write line.

From Figure 2, we can see the whole data path schematic have implemented in cadence tool.




Figure 2. Schematic of the 8-bit Microprocessor

## 2. Design Methodology

In this project, we will confront many types of challenges. Firstly, the whole data path is compromised in limited area. Based on the design specifications provided by Cadence, the layout was optimized to minimize area usage. For this reason, we must find which component has the largest portion of the design, trying to reduce the amount of the area. Secondly, Divide the design into small pieces. For instance, the 8-bit architecture was modularized into 4-bit, 2-bit, and 1-bit components to facilitate design scalability and reuse. In the design of the ALU, Register File, and Shifter, we will use it effectively.

The preparation process began with a thorough understanding of the preceding lectures. After fully grasping the content, I proceeded with the design implementation. I aimed to ensure that all layouts complied with DRC (Design Rule Check) requirements.

In particular, I constructed a Logic Unit and used it to build a hierarchical structure. During this process, I rotated the unit where necessary to improve space utilization and routing efficiency. Additionally, a stepped routing structure was frequently employed to enhance spatial efficiency, as seen in minimized unused space.

To manage both the design project and exams concurrently, I established a parallel schedule alongside Exam 1 through Exam 3. During this period, I also implemented additional required components such as latches, NAND8, NOR8, and XOR8. Finally, I completed the report and simulation phases.

Figure 3 illustrates the efforts made through rotation to optimize space and routing, while Figure 4 shows an example of stepped routing used to maximize spatial efficiency.




Figure 3. Rotating the Logical Units




Figure 4. Stepped Structure

### 3. Design and Results

To implement this 8-bit microprocessor, I developed the key units—including an 8×8 SRAM, an adder, and various logic gates—through Exam 1 to Exam 3. Based on these units, I proceeded to design additional unit cells. Notable examples include the ALU, which incorporates an adder, and the barrel shifter, which was built using multiple 2-to-1 multiplexers. For 8x8 SRAM, we already discussed the whole thing in Exam3, we will talk about ALU, Shifter and latch.

For the ALU, the adder was implemented in Exam 2 using a Manchester Carry Adder. However, implementing the subtractor and other logic functions presented challenges. To address subtraction, I implemented a 16-bit XOR unit, enabling the same adder to perform both addition and subtraction depending on the carry-in (Cin) signal. Furthermore, to support various bitwise logic functions (NAND8, NOR8, XOR8, INV8), I designed each as 16-to-8 modules. Then, using a 3-level multiplexer structure, I built an 8-to-1 MUX that could output signals Y0 to Y7 and Cout. The final ALU was composed of three adders (for add/subtract, increment A, and increment B) and four logic units, supporting full bitwise operation. We can find the logical functions through Figure 5 to 8.




Figure 5. NAND8 Layout




Figure 6. NOR8 Layout




Figure 7. XOR8 Layout




Figure 8. INV8 Layout

After that, we can find the ALU at Figure 9, which all logical functions and adders are combined.




Figure 9. ALU Layout

Several challenges arose during the construction of the ALU. Due to the large size of the adder, routing became a significant issue. Initially, I placed the multiplexers at the center of the layout, but this led to highly tangled wiring. Later, I revised the design to follow the schematic from the original proposal. This adjustment resolved the routing issues; however, it resulted in less optimal area efficiency.

The barrel shifter was designed to support logical shifts of up to 7 bits in an 8-bit environment. It

consists of five stages of multiplexers and implements four opcodes to support both left and right logical shifts. The first and last stages handle the direction of the shift based on a ‘left’ signal, while the middle three stages perform 4-bit, 2-bit, and 1-bit shifts respectively. This configuration enables logical shifts of up to 7 bits in either direction. From Figure 10, we can find the whole design of the Shifter.




Figure 10. Logical Barrel Shifter

Additional supporting units were also developed. To implement an 8-bit latch that stores and transfers data based on clk1 and clk2 signals, I first designed a 1-bit D latch using NAND2 gates. This latch is enabled when  $\text{clk} = 1$ , allowing data to be transferred. Although typical D latches provide both Q and  $\bar{Q}$  outputs, only Q was used in our design, and  $\bar{Q}$  was omitted. This basic latch was then expanded into an 8-bit latch. From Figure 11 to Figure 13, we can find the latch and latch8s’ schematic and layout design.




Figure 11. 1-bit Latch Schematic




Figure 12. 1-bit Latch Layout




Figure 13. 8-bit Latch Layout

Finally, I implemented a 16-to-8 MUX using eight 2-to-1 MUXes. Based on the rfs signal, the MUX selects either the md0–md7 signals when rfs = 1, or the Y0–Y7 signals when rfs = 0. Figure 14 shows a schematic and a layout of 16-to-8 MUX.




Figure 14. Schematic and Layout of the 16-to-8 MUX.

Now, we will have to talk about the delay that has come from the post-layout simulation. Regarding simulation, we measured the critical arithmetic delay and critical logical delay within the ALU, as well as the overall critical delay in the combined ALU and shifter structure. Prior to running the simulation, we predicted that the subtract operation in the arithmetic path—passing through the XOR8 unit—would have the longest delay. For the logic path, the XOR operation was expected to be the most critical due to the relatively large size of the logic gate and its high propagation delay.

Table 1 and Figure 15 present the measured critical delays within the ALU, which confirm our initial predictions. As shown, the longest delays indeed correspond to the subtract and XOR operations. Table 2 and Figure 16 summarize the critical delay in the combined ALU and shifter design. The results show that the subtract and XOR operations remain the most critical, while there is little difference between the delay of a direct pass-through versus an actual shift operation within the shifter. Although the ALU performs arithmetic operations involving carry propagation, the shifter contributes relatively little to the overall delay. This is expected because the barrel shifter is implemented using a logarithmic MUX network with minimal gate depth, resulting in nearly constant and small propagation delay across different shift operations.

	A+B	A-B	A+1	B+1	A NAND B	A NOR B	A XOR B	INV A
Delay	25.60793	28.509	24.12966	18.3457	11.3519	7.9484	12.8547	7.92731

Unit: ns

Table 1. Arithmetic and Logical Delay of the ALU




Figure 15. Arithmetic and Logical Delay of the ALU

	A-B	A XOR B
Pass (F6 = 0)	31.10923ns	30.89078ns
Pass (F6 = 1)	28.94617ns	22.76173ns

Table 2. Critical Delay of the ALU + Shifter




Figure 16. Critical Delay of the ALU + Shifter

Through the tables and figures, we can confirm that the subtract operation, the XOR gate, and the subtract operation passing through the shifter represent the most critical delay paths.

Then, we can now have the size of the layout and number of transistors. For Figure 17, we can find the whole design and its size. The layout resulted in a width of 1182.3 and a height of 855.3, indicating a relatively large design. This aspect will be addressed further in the improvement section.




Figure 17. Size of the whole Layout

For this design, there are 1961 pmos and 2169 nmos, so we use a total of 4130 transistors.

Figure 18 shows the result of the LVS, which contains the number of transistors.

```
RUFISOC-LVS version 6.1.4-546 10/11/2022 09:34:09git011 $  
Copyright (c) 1997-2007 Cadence Design Systems, Inc.  
1961 1961 reta  
1961 1961 retb  
2169 2169 rmcs  
Net-list summary for /opt/courses/unix/ECE813/semenov/LVS/layout/netlist:  
Count: 1961  
0 0 nets  
1961 1961 terminals  
1961 1961 pmos  
2169 2169 nmos  
  
Terminal correspondence points:  
N1888 N07 Cout  
N1889 N08 GND  
N1881 N02 F1  
N1882 N03 F2  
N1879 N24 P3  
N1878 N25 P4  
N1877 N26 P5  
N1876 N27 P6  
N1873 N27 Y0  
N1874 N25 Y1  
N1871 N26 Y2  
N1870 N26 Y3  
N1869 N25 Y4  
N1868 N32 V5  
N1867 N33 V6  
N1866 N35 Y7  
N1865 N36 VDD0  
N1861 N16 adi1  
N1862 N17 adi2  
N1860 N18 adi0  
N1859 N19 adi3  
N1858 N20 adi4  
N1854 N20 adi2  
N1852 N11 C1R1  
N1851 N14 C1R2  
N1865 N0 gnd1  
N1862 N1 adi0  
N1863 N2 adi1  
N1864 N3 adi2  
N1861 N5 adi0  
N1860 N6 adi1  
N1859 N7 adi2  
N1858 N8 adi3  
N1857 N9 adi4  
N1856 N10 adi5  
N1855 N11 adi6  
N1854 N12 adi7  
N1853 N13 adi8  
N1852 N14 adi9  
N1851 N15 adi10  
N1850 N16 adi11  
N1859 N17 adi12  
N1858 N18 adi13  
N1857 N19 adi14  
N1856 N20 adi15  
N1855 N21 adi16  
N1854 N22 adi17  
N1853 N23 adi18  
N1852 N24 adi19  
N1851 N25 adi20  
N1850 N26 adi21  
N1859 N27 adi22  
N1858 N28 adi23  
N1857 N29 adi24  
N1856 N30 adi25  
N1855 N31 adi26  
N1854 N32 adi27  
N1853 N33 adi28  
N1852 N34 adi29  
N1851 N35 adi30  
N1850 N36 adi31  
N1859 N37 adi32  
N1858 N38 adi33  
N1857 N39 adi34  
N1856 N40 adi35  
N1855 N41 adi36  
N1854 N42 adi37  
N1853 N43 adi38  
N1852 N44 adi39  
N1851 N45 adi40  
N1850 N46 adi41  
N1859 N47 adi42  
N1858 N48 adi43  
N1857 N49 adi44  
N1856 N50 adi45  
N1855 N51 adi46  
N1854 N52 adi47  
N1853 N53 adi48  
N1852 N54 adi49  
N1851 N55 adi50  
N1850 N56 adi51  
N1859 N57 adi52  
N1858 N58 adi53  
N1857 N59 adi54  
N1856 N60 adi55  
N1855 N61 adi56  
N1854 N62 adi57  
N1853 N63 adi58  
N1852 N64 adi59  
N1851 N65 adi60  
N1850 N66 adi61  
N1859 N67 adi62  
N1858 N68 adi63  
N1857 N69 adi64  
N1856 N70 adi65  
N1855 N71 adi66  
N1854 N72 adi67  
N1853 N73 adi68  
N1852 N74 adi69  
N1851 N75 adi70  
N1850 N76 adi71  
N1859 N77 adi72  
N1858 N78 adi73  
N1857 N79 adi74  
N1856 N80 adi75  
N1855 N81 adi76  
N1854 N82 adi77  
N1853 N83 adi78  
N1852 N84 adi79  
N1851 N85 adi80  
N1850 N86 adi81  
N1859 N87 adi82  
N1858 N88 adi83  
N1857 N89 adi84  
N1856 N90 adi85  
N1855 N91 adi86  
N1854 N92 adi87  
N1853 N93 adi88  
N1852 N94 adi89  
N1851 N95 adi90  
N1850 N96 adi91  
N1859 N97 adi92  
N1858 N98 adi93  
N1857 N99 adi94  
N1856 N100 adi95  
N1855 N101 adi96  
N1854 N102 adi97  
N1853 N103 adi98  
N1852 N104 adi99  
N1851 N105 adi100  
N1850 N106 adi101  
N1859 N107 adi102  
N1858 N108 adi103  
N1857 N109 adi104  
N1856 N110 adi105  
N1855 N111 adi106  
N1854 N112 adi107  
N1853 N113 adi108  
N1852 N114 adi109  
N1851 N115 adi110  
N1850 N116 adi111  
N1859 N117 adi112  
N1858 N118 adi113  
N1857 N119 adi114  
N1856 N120 adi115  
N1855 N121 adi116  
N1854 N122 adi117  
N1853 N123 adi118  
N1852 N124 adi119  
N1851 N125 adi120  
N1850 N126 adi121  
N1859 N127 adi122  
N1858 N128 adi123  
N1857 N129 adi124  
N1856 N130 adi125  
N1855 N131 adi126  
N1854 N132 adi127  
N1853 N133 adi128  
N1852 N134 adi129  
N1851 N135 adi130  
N1850 N136 adi131  
N1859 N137 adi132  
N1858 N138 adi133  
N1857 N139 adi134  
N1856 N140 adi135  
N1855 N141 adi136  
N1854 N142 adi137  
N1853 N143 adi138  
N1852 N144 adi139  
N1851 N145 adi140  
N1850 N146 adi141  
N1859 N147 adi142  
N1858 N148 adi143  
N1857 N149 adi144  
N1856 N150 adi145  
N1855 N151 adi146  
N1854 N152 adi147  
N1853 N153 adi148  
N1852 N154 adi149  
N1851 N155 adi150  
N1850 N156 adi151  
N1859 N157 adi152  
N1858 N158 adi153  
N1857 N159 adi154  
N1856 N160 adi155  
N1855 N161 adi156  
N1854 N162 adi157  
N1853 N163 adi158  
N1852 N164 adi159  
N1851 N165 adi160  
N1850 N166 adi161  
N1859 N167 adi162  
N1858 N168 adi163  
N1857 N169 adi164  
N1856 N170 adi165  
N1855 N171 adi166  
N1854 N172 adi167  
N1853 N173 adi168  
N1852 N174 adi169  
N1851 N175 adi170  
N1850 N176 adi171  
N1859 N177 adi172  
N1858 N178 adi173  
N1857 N179 adi174  
N1856 N180 adi175  
N1855 N181 adi176  
N1854 N182 adi177  
N1853 N183 adi178  
N1852 N184 adi179  
N1851 N185 adi180  
N1850 N186 adi181  
N1859 N187 adi182  
N1858 N188 adi183  
N1857 N189 adi184  
N1856 N190 adi185  
N1855 N191 adi186  
N1854 N192 adi187  
N1853 N193 adi188  
N1852 N194 adi189  
N1851 N195 adi190  
N1850 N196 adi191  
N1859 N197 adi192  
N1858 N198 adi193  
N1857 N199 adi194  
N1856 N200 adi195  
N1855 N201 adi196  
N1854 N202 adi197  
N1853 N203 adi198  
N1852 N204 adi199  
N1851 N205 adi200  
N1850 N206 adi201  
N1859 N207 adi202  
N1858 N208 adi203  
N1857 N209 adi204  
N1856 N210 adi205  
N1855 N211 adi206  
N1854 N212 adi207  
N1853 N213 adi208  
N1852 N214 adi209  
N1851 N215 adi210  
N1850 N216 adi211  
N1859 N217 adi212  
N1858 N218 adi213  
N1857 N219 adi214  
N1856 N220 adi215  
N1855 N221 adi216  
N1854 N222 adi217  
N1853 N223 adi218  
N1852 N224 adi219  
N1851 N225 adi220  
N1850 N226 adi221  
N1859 N227 adi222  
N1858 N228 adi223  
N1857 N229 adi224  
N1856 N230 adi225  
N1855 N231 adi226  
N1854 N232 adi227  
N1853 N233 adi228  
N1852 N234 adi229  
N1851 N235 adi230  
N1850 N236 adi231  
N1859 N237 adi232  
N1858 N238 adi233  
N1857 N239 adi234  
N1856 N240 adi235  
N1855 N241 adi236  
N1854 N242 adi237  
N1853 N243 adi238  
N1852 N244 adi239  
N1851 N245 adi240  
N1850 N246 adi241  
N1859 N247 adi242  
N1858 N248 adi243  
N1857 N249 adi244  
N1856 N250 adi245  
N1855 N251 adi246  
N1854 N252 adi247  
N1853 N253 adi248  
N1852 N254 adi249  
N1851 N255 adi250  
N1850 N256 adi251  
N1859 N257 adi252  
N1858 N258 adi253  
N1857 N259 adi254  
N1856 N260 adi255  
N1855 N261 adi256  
N1854 N262 adi257  
N1853 N263 adi258  
N1852 N264 adi259  
N1851 N265 adi260  
N1850 N266 adi261  
N1859 N267 adi262  
N1858 N268 adi263  
N1857 N269 adi264  
N1856 N270 adi265  
N1855 N271 adi266  
N1854 N272 adi267  
N1853 N273 adi268  
N1852 N274 adi269  
N1851 N275 adi270  
N1850 N276 adi271  
N1859 N277 adi272  
N1858 N278 adi273  
N1857 N279 adi274  
N1856 N280 adi275  
N1855 N281 adi276  
N1854 N282 adi277  
N1853 N283 adi278  
N1852 N284 adi279  
N1851 N285 adi280  
N1850 N286 adi281  
N1859 N287 adi282  
N1858 N288 adi283  
N1857 N289 adi284  
N1856 N290 adi285  
N1855 N291 adi286  
N1854 N292 adi287  
N1853 N293 adi288  
N1852 N294 adi289  
N1851 N295 adi290  
N1850 N296 adi291  
N1859 N297 adi292  
N1858 N298 adi293  
N1857 N299 adi294  
N1856 N300 adi295  
N1855 N301 adi296  
N1854 N302 adi297  
N1853 N303 adi298  
N1852 N304 adi299  
N1851 N305 adi300  
N1850 N306 adi301  
N1859 N307 adi302  
N1858 N308 adi303  
N1857 N309 adi304  
N1856 N310 adi305  
N1855 N311 adi306  
N1854 N312 adi307  
N1853 N313 adi308  
N1852 N314 adi309  
N1851 N315 adi310  
N1850 N316 adi311  
N1859 N317 adi312  
N1858 N318 adi313  
N1857 N319 adi314  
N1856 N320 adi315  
N1855 N321 adi316  
N1854 N322 adi317  
N1853 N323 adi318  
N1852 N324 adi319  
N1851 N325 adi320  
N1850 N326 adi321  
N1859 N327 adi322  
N1858 N328 adi323  
N1857 N329 adi324  
N1856 N330 adi325  
N1855 N331 adi326  
N1854 N332 adi327  
N1853 N333 adi328  
N1852 N334 adi329  
N1851 N335 adi330  
N1850 N336 adi331  
N1859 N337 adi332  
N1858 N338 adi333  
N1857 N339 adi334  
N1856 N340 adi335  
N1855 N341 adi336  
N1854 N342 adi337  
N1853 N343 adi338  
N1852 N344 adi339  
N1851 N345 adi340  
N1850 N346 adi341  
N1859 N347 adi342  
N1858 N348 adi343  
N1857 N349 adi344  
N1856 N350 adi345  
N1855 N351 adi346  
N1854 N352 adi347  
N1853 N353 adi348  
N1852 N354 adi349  
N1851 N355 adi350  
N1850 N356 adi351  
N1859 N357 adi352  
N1858 N358 adi353  
N1857 N359 adi354  
N1856 N360 adi355  
N1855 N361 adi356  
N1854 N362 adi357  
N1853 N363 adi358  
N1852 N364 adi359  
N1851 N365 adi360  
N1850 N366 adi361  
N1859 N367 adi362  
N1858 N368 adi363  
N1857 N369 adi364  
N1856 N370 adi365  
N1855 N371 adi366  
N1854 N372 adi367  
N1853 N373 adi368  
N1852 N374 adi369  
N1851 N375 adi370  
N1850 N376 adi371  
N1859 N377 adi372  
N1858 N378 adi373  
N1857 N379 adi374  
N1856 N380 adi375  
N1855 N381 adi376  
N1854 N382 adi377  
N1853 N383 adi378  
N1852 N384 adi379  
N1851 N385 adi380  
N1850 N386 adi381  
N1859 N387 adi382  
N1858 N388 adi383  
N1857 N389 adi384  
N1856 N390 adi385  
N1855 N391 adi386  
N1854 N392 adi387  
N1853 N393 adi388  
N1852 N394 adi389  
N1851 N395 adi390  
N1850 N396 adi391  
N1859 N397 adi392  
N1858 N398 adi393  
N1857 N399 adi394  
N1856 N400 adi395  
N1855 N401 adi396  
N1854 N402 adi397  
N1853 N403 adi398  
N1852 N404 adi399  
N1851 N405 adi400  
N1850 N406 adi401  
N1859 N407 adi402  
N1858 N408 adi403  
N1857 N409 adi404  
N1856 N410 adi405  
N1855 N411 adi406  
N1854 N412 adi407  
N1853 N413 adi408  
N1852 N414 adi409  
N1851 N415 adi410  
N1850 N416 adi411  
N1859 N417 adi412  
N1858 N418 adi413  
N1857 N419 adi414  
N1856 N420 adi415  
N1855 N421 adi416  
N1854 N422 adi417  
N1853 N423 adi418  
N1852 N424 adi419  
N1851 N425 adi420  
N1850 N426 adi421  
N1859 N427 adi422  
N1858 N428 adi423  
N1857 N429 adi424  
N1856 N430 adi425  
N1855 N431 adi426  
N1854 N432 adi427  
N1853 N433 adi428  
N1852 N434 adi429  
N1851 N435 adi430  
N1850 N436 adi431  
N1859 N437 adi432  
N1858 N438 adi433  
N1857 N439 adi434  
N1856 N440 adi435  
N1855 N441 adi436  
N1854 N442 adi437  
N1853 N443 adi438  
N1852 N444 adi439  
N1851 N445 adi440  
N1850 N446 adi441  
N1859 N447 adi442  
N1858 N448 adi443  
N1857 N449 adi444  
N1856 N450 adi445  
N1855 N451 adi446  
N1854 N452 adi447  
N1853 N453 adi448  
N1852 N454 adi449  
N1851 N455 adi450  
N1850 N456 adi451  
N1859 N457 adi452  
N1858 N458 adi453  
N1857 N459 adi454  
N1856 N460 adi455  
N1855 N461 adi456  
N1854 N462 adi457  
N1853 N463 adi458  
N1852 N464 adi459  
N1851 N465 adi460  
N1850 N466 adi461  
N1859 N467 adi462  
N1858 N468 adi463  
N1857 N469 adi464  
N1856 N470 adi465  
N1855 N471 adi466  
N1854 N472 adi467  
N1853 N473 adi468  
N1852 N474 adi469  
N1851 N475 adi470  
N1850 N476 adi471  
N1859 N477 adi472  
N1858 N478 adi473  
N1857 N479 adi474  
N1856 N480 adi475  
N1855 N481 adi476  
N1854 N482 adi477  
N1853 N483 adi478  
N1852 N484 adi479  
N1851 N485 adi480  
N1850 N486 adi481  
N1859 N487 adi482  
N1858 N488 adi483  
N1857 N489 adi484  
N1856 N490 adi485  
N1855 N491 adi486  
N1854 N492 adi487  
N1853 N493 adi488  
N1852 N494 adi489  
N1851 N495 adi490  
N1850 N496 adi491  
N1859 N497 adi492  
N1858 N498 adi493  
N1857 N499 adi494  
N1856 N500 adi495  
N1855 N501 adi496  
N1854 N502 adi497  
N1853 N503 adi498  
N1852 N504 adi499  
N1851 N505 adi500  
N1850 N506 adi501  
N1859 N507 adi502  
N1858 N508 adi503  
N1857 N509 adi504  
N1856 N510 adi505  
N1855 N511 adi506  
N1854 N512 adi507  
N1853 N513 adi508  
N1852 N514 adi509  
N1851 N515 adi510  
N1850 N516 adi511  
N1859 N517 adi512  
N1858 N518 adi513  
N1857 N519 adi514  
N1856 N520 adi515  
N1855 N521 adi516  
N1854 N522 adi517  
N1853 N523 adi518  
N1852 N524 adi519  
N1851 N525 adi520  
N1850 N526 adi521  
N1859 N527 adi522  
N1858 N528 adi523  
N1857 N529 adi524  
N1856 N530 adi525  
N1855 N531 adi526  
N1854 N532 adi527  
N1853 N533 adi528  
N1852 N534 adi529  
N1851 N535 adi530  
N1850 N536 adi531  
N1859 N537 adi532  
N1858 N538 adi533  
N1857 N539 adi534  
N1856 N540 adi535  
N1855 N541 adi536  
N1854 N542 adi537  
N1853 N543 adi538  
N1852 N544 adi539  
N1851 N545 adi540  
N1850 N546 adi541  
N1859 N547 adi542  
N1858 N548 adi543  
N1857 N549 adi544  
N1856 N550 adi545  
N1855 N551 adi546  
N1854 N552 adi547  
N1853 N553 adi548  
N1852 N554 adi549  
N1851 N555 adi550  
N1850 N556 adi551  
N1859 N557 adi552  
N1858 N558 adi553  
N1857 N559 adi554  
N1856 N560 adi555  
N1855 N561 adi556  
N1854 N562 adi557  
N1853 N563 adi558  
N1852 N564 adi559  
N1851 N565 adi560  
N1850 N566 adi561  
N1859 N567 adi562  
N1858 N568 adi563  
N1857 N569 adi564  
N1856 N570 adi565  
N1855 N571 adi566  
N1854 N572 adi567  
N1853 N573 adi568  
N1852 N574 adi569  
N1851 N575 adi570  
N1850 N576 adi571  
N1859 N577 adi572  
N1858 N578 adi573  
N1857 N579 adi574  
N1856 N580 adi575  
N1855 N581 adi576  
N1854 N582 adi577  
N1853 N583 adi578  
N1852 N584 adi579  
N1851 N585 adi580  
N1850 N586 adi581  
N1859 N587 adi582  
N1858 N588 adi583  
N1857 N589 adi584  
N1856 N590 adi585  
N1855 N591 adi586  
N1854 N592 adi587  
N1853 N593 adi588  
N1852 N594 adi589  
N1851 N595 adi590  
N1850 N596 adi591  
N1859 N597 adi592  
N1858 N598 adi593  
N1857 N599 adi594  
N1856 N600 adi595  
N1855 N601 adi596  
N1854 N602 adi597  
N1853 N603 adi598  
N1852 N604 adi599  
N1851 N605 adi600  
N1850 N606 adi601  
N1859 N607 adi602  
N1858 N608 adi603  
N1857 N609 adi604  
N1856 N610 adi605  
N1855 N611 adi606  
N1854 N612 adi607  
N1853 N613 adi608  
N1852 N614 adi609  
N1851 N615 adi610  
N1850 N616 adi611  
N1859 N617 adi612  
N1858 N618 adi613  
N1857 N619 adi614  
N1856 N620 adi615  
N1855 N621 adi616  
N1854 N622 adi617  
N1853 N623 adi618  
N1852 N624 adi619  
N1851 N625 adi620  
N1850 N626 adi621  
N1859 N627 adi622  
N1858 N628 adi623  
N1857 N629 adi624  
N1856 N630 adi625  
N1855 N631 adi626  
N1854 N632 adi627  
N1853 N633 adi628  
N1852 N634 adi629  
N1851 N635 adi630  
N1850 N636 adi631  
N1859 N637 adi632  
N1858 N638 adi633  
N1857 N639 adi634  
N1856 N640 adi635  
N1855 N641 adi636  
N1854 N642 adi637  
N1853 N643 adi638  
N1852 N644 adi639  
N1851 N645 adi640  
N1850 N646 adi641  
N1859 N647 adi642  
N1858 N648 adi643  
N1857 N649 adi644  
N1856 N650 adi645  
N1855 N651 adi646  
N1854 N652 adi647  
N1853 N653 adi648  
N1852 N654 adi649  
N1851 N655 adi650  
N1850 N656 adi651  
N1859 N657 adi652  
N1858 N658 adi653  
N1857 N659 adi654  
N1856 N660 adi655  
N1855 N661 adi6
```

Table 3 shows the ALU truth table (for Exam 2), while Table 4 presents the truth table for the shifter. Along with the shifter's truth table, Figure 19 illustrates its operation. Given an input of 11111111, we can observe how the logical shift right (LSR) and logical shift left (LSL) functions behave.

F2	F1	F0	Operation
0	0	0	A+B
0	0	1	A-B
0	1	0	Increment A
0	1	1	Increment B
1	0	0	A NAND B
1	0	1	A NOR B
1	1	0	A XOR B
1	1	1	NOT A

Table 3. Truth Table of the ALU

Left	F5	F4	F3	Operation
0	0	0	0	Pass
0	0	0	1	LSR1
0	0	1	0	LSR2
0	0	1	1	LSR3
0	1	0	0	LSR4
0	1	0	1	LSR5
0	1	1	0	LSR6
0	1	1	1	LSR7
1	0	0	0	Pass
1	0	0	1	LSL1
1	0	1	0	LSL2
1	0	1	1	LSL3
1	1	0	0	LSL4
1	1	0	1	LSL5
1	1	1	0	LSL6

1	1	1	1	LSL7
---	---	---	---	------

Table 4. Truth Table of the Shifter




Figure 19. Simulation of the Shifter

Now, we can find the final schematic and symbol of the 8-bit Microprocessor from Figure 20 and Figure 21.




Figure 20. Schematic of the 8-bit Microprocessor




Figure 21. Symbol of the 8-bit Microprocessor

## 4. Conclusions

In this project, we successfully designed and implemented an 8-bit microprocessor by constructing key components such as the ALU, barrel shifter, and SRAM. Throughout the design process, special attention was given to layout optimization, hierarchical structuring, and DRC compliance. Simulation results met our expectations, with subtract and XOR operations exhibiting the longest delays due to their structural complexity. The combined ALU and shifter critical path also aligned with our predictions, and overall functionality was verified through truth tables and waveform analysis.

During the LVS process, most issues were related to drain/source connections and net mismatches. However, the most critical problem involved the declaration of VDD and GND. Interestingly, LVS still reported a successful match even when VDD and GND were not explicitly re-declared—likely because LVS primarily checks connectivity rather than functional correctness. To resolve this, I created new VDD and GND jumpers to match the number of terminals. This adjustment allowed the post-layout simulation to produce correct and reliable results.

While the design met its functional goals, the overall area was relatively large, as seen from the layout dimensions. Several factors contributing to the large layout area have been identified and summarized below.

- a) **Adder size:** The adder was significantly large. This inefficiency primarily stemmed from stacking gates vertically across layers, rather than organizing them in a more compact, sequential layout. The inefficiency was realized too late in the process. Routing all inputs and outputs externally would have been a more effective approach.
- b) **Limited fine-grained area control:** Although efforts were made to comply with DRC constraints, precise control over the area at a detailed level was not fully achieved.
- c) **Design and gate-level limitations:** There were inherent constraints in the basic gate designs. While multiple references were reviewed, time constraints prevented full exploration and optimization.
- d) **SRAM structure understanding:** While the functional behavior of the SRAM was understood (at Exam3), the internal structural design was not fully grasped. Although lecture materials and references guided the implementation, a more efficient structure likely exists.
- e) **Metal layer usage for I/O:** Better application of metal layers for signal input/output could have improved overall layout efficiency.
- f) **Design Prediction:** Hierarchical design seemed to be the core principle of this project, and in retrospect, the low-level design did not fully support that hierarchy as effectively as it could have. Had I considered the wiring and interconnections more carefully with the next stage of the design in mind, I believe a more efficient and streamlined layout could have been achieved.
- g) **Deeper Reflection on the Design Process:** Each time I attempted a design, I spent considerable time anticipating the layout and predicting simulation results. Despite this effort, I often struggled to come up with more efficient design alternatives. This experience highlighted the importance of developing a habit of continuous reflection and deeper analysis, especially through revisiting lectures and thoroughly thinking through each design decision.

## **5. Feedback on the Final Project**

Due to the significant time investment required, I often felt overwhelmed working alone on this project. My ideas were limited, and the only sources of additional information were the lectures and online searches. In hindsight, if I had been able to consult someone with prior experience in similar design projects, the process would likely have been more manageable and efficient.

## **6. Advice for Future Students**

Anyone planning to take this course should be prepared to approach it with strong commitment and a sense of responsibility. Time management is absolutely essential, as the workload demands significant time investment. However, the moment you pass LVS, all the challenges feel worth it—it's an incredibly rewarding experience. The course offers substantial theoretical insight, and the hands-on design work encourages deep, independent thinking. If you're looking to strengthen your design skills, I wholeheartedly recommend taking this course.