
# **SN74LS155**

# DUAL 1-OF-4 DECODER/ DEMULTIPLEXER

The SN54/74LS156 is a high speed Dual 1-of-4 Decoder/Demultiplexer. This device has two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.

The LS156 is fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.

- Schottky Process for High Speed
- Multifunction Capability
- Common Address Inputs
- True or Complement Data Demultiplexing
- Input Clamp Diodes Limit High Speed Termination Effects
- ESD > 3500 Volts



NOTE:
The Flatpak version
has the same pinouts (Connection
Diagram) as the Dual In-Line Package.



### ON Semiconductor®

http://onsemi.com

DUAL 1-OF-4 DECODER/
DEMULTIPLEXER
LS156-OPEN-COLLECTOR
LOW POWER SCHOTTKY



J SUFFIX CERAMIC CASE 620-09



N SUFFIX PLASTIC CASE 648-08



D SUFFIX SOIC CASE 751B-03

#### **ORDERING INFORMATION**

SN54LSXXXJ Ceramic SN74LSXXXN Plastic SN74LSXXXD SOIC


#### LOGIC SYMBOL

#### **PIN NAMES** LOADING (Note a) HIGH LOW 0.5 U.L. 0.25 U.L. Address Inputs $A_0,\,A_1$ $\overline{E}_a$ , $\overline{E}_b$ Enable (Active LOW) Inputs 0.5 U.L. 0.25 U.L. Enable (Active HIGH) Input Ea 0.5 U.L. 0.25 U.L. Active LOW Outputs (Note b) 5 (2.5) U.L. $\overline{O}_0 - \overline{O}_3$ 10 U.L.

### NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.



V<sub>CC</sub> = PIN 16 GND = PIN 8

# SN54/74LS156

#### **LOGIC DIAGRAM**



V<sub>CC</sub> = PIN 16 GND = PIN 8

#### **FUNCTIONAL DESCRIPTION**

The LS156 is a Dual 1-of-4 Decoder/Demultiplexer with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A<sub>0</sub>, A<sub>1</sub>) and provides four mutually exclusive active LOW outputs  $(\overline{O}_0 - \overline{O}_3)$ . If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input ( $E_a \cdot \overline{E}_a$ ). In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the  $\overline{E}_a$  or  $E_a$  inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs ( $\overline{E}_b \cdot \overline{E}_b$ ). The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying  $E_a$  to  $\overline{E}_b$  and relabeling the common connection as ( $A_2$ ). The other  $\overline{E}_b$  and  $\overline{E}_a$  are connected together to form the common enable.

The LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$\begin{array}{l} f=(E+A_0+A_1)\cdot (E+\overline{A}_0+A_1)\cdot (E+A_0+\overline{A}_1)\cdot \\ (E+\overline{A}_0+\overline{A}_1) \end{array}$$

where  $E = E_a + \overline{E}_a$ ;  $E = E_b + E_b$ 




Figure a

### **TRUTH TABLE**

ADDRESS		ENABLE "a"			OUTPUT "a"			ENABLE "b"		OUTPUT "b"			
A <sub>0</sub>	<b>A</b> <sub>1</sub>	Ea	Ēa	O <sub>0</sub>	<u>0</u> 1	O <sub>2</sub>	O <sub>3</sub>	E <sub>b</sub>	<b>E</b> <sub>b</sub>	O <sub>0</sub>	<u>0</u> 1	$\overline{O}_2$	$\overline{O}_3$
Х	Х	L	Х	Н	Н	Н	Н	Н	Х	Н	Н	Н	Н
Х	X	Х	Н	Н	Н	Н	Н	Х	Н	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	L	L	L	Н	Н	Н
Н	L	Н	L	Н	L	Н	Н	L	L	Н	L	Н	Н
L	Н	Н	L	Н	Н	L	Н	L	L	Н	Н	L	Н
Н	Н	Н	L	Н	Н	Н	L	L	L	Н	Н	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

# SN54/74LS156

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V <sub>OH</sub>	Output Voltage — High	54, 74			5.5	V
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Limits							
Symbol Parameter			Min	Тур	Max	Unit	Test Conditions		
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs			
V.	Input LOW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for All Inputs		
V <sub>IL</sub>	input LOVV Voltage	74			0.8	l v			
V <sub>IK</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC}$ = MIN, $I_{IN}$ = -18 mA		
I <sub>OH</sub>	Output HIGH Current 54, 74				100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
.,	Output LOW Voltage	54, 74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
	January I II Cold Command			C	20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
l I <sub>IH</sub>	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V			
I <sub>IL</sub>	Input LOW Current		$\mathcal{O}^{v}$	-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$			
I <sub>CC</sub>	Power Supply Current	1/1/	10	10	mA	V <sub>CC</sub> = MAX			

# AC CHARACTERISTICS (T<sub>A</sub> = 25°C)

		7	Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test	Conditions
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Address, $\overline{\mathbb{E}}_{\mathbf{a}}$ or $\overline{\mathbb{E}}_{\mathbf{b}}$ to Output	S	25 34	40 51	ns	Figure 1	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Address to Output		31 34	46 51	ns	Figure 2	$V_{CC}$ = 5.0 V $C_{L}$ = 15 pF $R_{L}$ = 2.0 kΩ
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay E <sub>a</sub> to Output		32 32	48 48	ns	Figure 1	L

## **AC WAVEFORMS**




Figure 1




Figure 2



ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative