
### AM26LS32AC, AM26LS32AI, AM26LS33AC AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115E-OCTOBER 1980-REVISED OCTOBER 2007


#### **FEATURES**

- AM26LS32A Devices Meet or Exceed the Requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendations V.10 and V.11
- AM26LS32A Devices Have ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS33A Devices Have ±15-V Common-Mode Range With ±500-mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operate From a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output-Enable Inputs
- Input Impedance . . . 12 kΩ Minimum
- Designed to Be Interchangeable With Advanced Micro Devices AM26LS32<sup>™</sup> and AM26LS33<sup>™</sup>

AM26LS32AC...D, N, NS, OR PW PACKAGE AM26LS32AI, AM26LS33AC...D, OR N PACKAGE AM26LS32AM, AM26LS33AM...J PACKAGE (TOP VIEW)



AM26LS32AM, AM26LS33AM . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

#### **DESCRIPTION**

The AM26LS32A and AM26LS33A devices are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that, if the inputs are open, the outputs always are high.

Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased, resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this does not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AI is characterized for operation from –40°C to 85°C. The AM26LS32AM and AM26LS33AM are characterized for operation over the full military temperature range of –55°C to 125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


AM26LS32, AM26LS33 are trademarks of Advanced Micro Devices, Inc..



# FUNCTION TABLE Each Receiver

DIFFERENTIAL	ENA	OUTPUT	
A–B	G	G	Y
V >V	Н	X	Н
$V_{ID} \ge V_{IT+}$	X	L	Н
\/ <\/ <\/	Н	Χ	?
$V_{IT-} \le V_{ID} \le V_{IT+}$	X	L	?
\/ <\/	Н	X	L
$V_{ID} \le V_{IT-}$	X	L	L
X	L	Н	Z
Open	Н	X	Н
Open	X	L	Н

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**




Pin numbers are for D, N, NS, or PW packages only.





#### **SCHEMATICS OF INPUTS AND OUTPUTS**



#### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN MAX	UNIT
$V_{CC}$	Supply voltage <sup>(2)</sup>		7	V
V	lanut valtage	Any differential input	±25	V
VI	Input voltage	Other inputs	7	\ \
$V_{\text{ID}}$	Differential input voltage (3)		±25	V
	Continuous total power dissipation		See Dissipation Ratings Table	
		D package	73	
0	Package thermal impedance <sup>(4)</sup>	N package	67	°C/W
$\theta_{JA}$	Package thermal impedance 17	NS package	64	30/00
		PW package	108	
T <sub>C</sub>	Case temperature for 60 seconds	FK package	260	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	D or N package	260	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds	J package	300	°C
T <sub>stg</sub>	Storage temperature range		<b>-</b> 65 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to the network ground terminal.

<sup>(3)</sup> Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.

<sup>4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### **DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATION FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW

#### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	AM26LS32AC, AM26LS32AI, AM26LS33AC	4.75	5	5.25	V
		AM26LS32AM, AM26LS33AM	4.5	5	5.5	
$V_{IH}$	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				8.0	V
	Common mode input valters	AM26LS32A			±7	V
$V_{IC}$	Common-mode input voltage	AM26LS33A			±15	V
I <sub>OH</sub>	High-level output current				-440	μΑ
I <sub>OL</sub>	Low-level output current				8	mA
		AM26LS32AC, AM26LS33AC	0		70	
$T_A$	Operating free-air temperature	AM26LS32AI	-40		85	°C
	,	AM26LS32AM, AM26LS33AM	-55		125	

#### **ELECTRICAL CHARACTERISTICS**

over recommended ranges of V<sub>CC</sub>, V<sub>IC</sub>, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
\/	Positive-going	$V_O = V_{OH}$ min, $I_{OH} = -440 \mu A$	AM26LS32A			0.2	V
V <sub>IT+</sub>	input threshold voltage	V <sub>O</sub> = V <sub>OH</sub> IIIII, I <sub>OH</sub> = -440 μA	AM26LS33A			0.5	V
W	Negative-going	\/ -0.45\/   -9.m/	AM26LS32A	-0.2 <sup>(2)</sup>			V
$V_{IT-}$	input threshold voltage	$V_{O} = 0.45 \text{ V}$ , $I_{OL} = 8 \text{ mA}$	AM26LS33A	-0.5 <sup>(2)</sup>			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )				50		mV
$V_{IK}$	Enable-input clamp voltage	V <sub>CC</sub> = MIN,	$I_I = -18 \text{ mA}$			-1.5	V
		V MINI V 4 V	AM26LS32AC, AM26LS33AC	2.7			
V <sub>OH</sub>	High-level output voltage	$V_{CC} = MIN, V_{ID} = 1 V,$ $V_{I(G)} = 0.8 V, I_{OH} = -440 \mu A$	AM26LS32AM, AM26LS32AI, AM26LS33AM	2.5			V
.,	Lave lavel autaut valtaga	$V_{CC} = MIN, V_{ID} = -1 V,$	I <sub>OL</sub> = 4 mA			0.4	V
V <sub>OL</sub>	Low-level output voltage	V <sub>I(G)</sub> = 0.8 V	I <sub>OL</sub> = 8 mA			0.45	V
	Off-state		V <sub>O</sub> = 2.4 V			20	
I <sub>OZ</sub>	(high-impedance state) output current	$V_{CC} = MAX$	V <sub>O</sub> = 0.4 V			-20	μA
	Line input ourrent	V <sub>I</sub> = 15 V,	Other input at -10 V to 15 V			1.2	mA
l <sub>l</sub>	Line input current	V <sub>I</sub> = -15 V,	Other input at –15 V to 10 V			-1.7	MA
I <sub>I(EN)</sub>	Enable input current	V <sub>I</sub> = 5.5 V				100	μΑ
I <sub>H</sub>	High-level enable current	V <sub>I</sub> = 2.7 V				20	μΑ

 <sup>(1)</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C, and V<sub>IC</sub> = 0.
 (2) The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.



## AM26LS32AC, AM26LS32AI, AM26LS33AC AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

SLLS115E-OCTOBER 1980-REVISED OCTOBER 2007

#### **ELECTRICAL CHARACTERISTICS (continued)**

over recommended ranges of V<sub>CC</sub>, V<sub>IC</sub>, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST (	TEST CONDITIONS					
IL	Low-level enable current	V <sub>I</sub> = 0.4 V				-0.36	mA	
rį	Input resistance	$V_{IC} = -15 \text{ V to } 15 \text{ V},$	One input to ac ground	12	15		kΩ	
Ios	Short-circuit output current (3)	V <sub>CC</sub> = MAX		-15		-85	mA	
I <sub>CC</sub>	Supply current	$V_{CC} = MAX,$	All outputs disabled		52	70	mA	

<sup>(3)</sup> Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

#### **SWITCHING CHARACTERISTICS**


 $V_{CC}$  = 5 V,  $T_A$  = 25°C

	PARAMETER	TEST	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	C 45 nF	Coo Figure 4		20	35	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	$C_L = 15 \text{ pF},$	See Figure 1		22	35	ns
t <sub>PZH</sub>	Output enable time to high level	C - 15 pF	See Figure 1		17	22	no
t <sub>PZL</sub>	Output enable time to low level	$C_L = 15 \text{ pF},$	See Figure 1		20	25	ns
$t_{PHZ}$	Output disable time from high level	C 15 pF	Coo Figure 4		21	30	20
$t_{PLZ}$	Output disable time from low level	$C_L = 15 \text{ pF},$	See Figure 1		30	40	ns

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C, and  $V_{IC}$  = 0.



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All diodes are 1N3064 or equivalent.
- C. Enable G is tested with  $\overline{G}$  high;  $\overline{G}$  is tested with G low.


Figure 1. Test Circuit and Voltage Waveforms




#### TYPICAL CHARACTERISTICS



†  $V_{CC}$  = 5.5 V and  $V_{CC}$  = 4.5 V applies to M-suffix devices only. Figure 2.






LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE 0.5 **V<sub>CC</sub>** = 5 **V**  $V_{ID} = -0.2 V$ I<sub>OL</sub> = 8 mA Low-Level Output Votlage, V<sub>OL</sub> (V) 0.4 0.3 0.2 0.1 0 0 10 20 30 40 70 80 50 Free-Air Temperature, T<sub>A</sub> (°C) Figure 5.

Figure 3.

Submit Documentation Feedback




#### **TYPICAL CHARACTERISTICS (continued)**









#### **TYPICAL CHARACTERISTICS (continued)**








The unshaded area shows requirements of paragraph 4.2.1 of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B. Figure 12.



#### **APPLICATION INFORMATION**



 $<sup>^{\</sup>dagger}$  RT equals the characteristic impedance of the line.

Figure 13. Circuit with Multiple Receivers





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-7802003M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802003M2A AM26LS 32AMFKB	Samples
5962-7802003MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802003ME A AM26LS32AMJB	Samples
5962-7802003MFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802003MF A AM26LS32AMWB	Samples
5962-7802004M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802004M2A AM26LS 33AMFKB	Samples
5962-7802004MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802004ME A AM26LS33AMJB	Samples
5962-7802004MFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802004MF A AM26LS33AMWB	Samples
AM26LS32ACD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32AC	Samples
AM26LS32ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS32ACN	Samples



www.ti.com

10-Jun-2014

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
AM26LS32ACNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS32ACN	Samples
AM26LS32ACNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32A	Samples
AM26LS32ACNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS32A	Samples
AM26LS32ACPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA32A	Samples
AM26LS32ACPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA32A	Samples
AM26LS32ACPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA32A	Samples
AM26LS32ACPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA32A	Samples
AM26LS32ACPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SA32A	Samples
AM26LS32AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS32AI	Samples
AM26LS32AIDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS32AI	Samples
AM26LS32AIDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS32AI	Samples
AM26LS32AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS32AI	Samples
AM26LS32AIDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	26LS32AI	Samples
AM26LS32AIN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	AM26LS32AIN	Samples
AM26LS32AINE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	AM26LS32AIN	Samples
AM26LS32AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802003M2A AM26LS 32AMFKB	Samples
AM26LS32AMJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	AM26LS32AMJ	Samples





www.ti.com

10-Jun-2014

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
AM26LS32AMJB	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802003ME A AM26LS32AMJB	Samples
AM26LS32AMWB	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802003MF A AM26LS32AMWB	Samples
AM26LS33ACD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS33AC	Samples
AM26LS33ACDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS33AC	Samples
AM26LS33ACDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS33AC	Samples
AM26LS33ACDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS33AC	Samples
AM26LS33ACDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	26LS33AC	Samples
AM26LS33ACN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS33ACN	Samples
AM26LS33ACNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	AM26LS33ACN	Samples
AM26LS33AMFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 7802004M2A AM26LS 33AMFKB	Samples
AM26LS33AMJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	AM26LS33AMJ	Samples
AM26LS33AMJB	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802004ME A AM26LS33AMJB	Samples
AM26LS33AMWB	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-7802004MF A AM26LS33AMWB	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

#### PACKAGE OPTION ADDENDUM



10-Jun-2014

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF AM26LS32A, AM26LS32AM, AM26LS33A, AM26LS33AM:

Catalog: AM26LS32A, AM26LS33A

Enhanced Product: AM26LS32AM-EP

Military: AM26LS32AM, AM26LS33AM

Space: AM26LS33A-SP, AM26LS33A-SP





vww.ti.com 10-Jun-2014

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 8-Apr-2013

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AM26LS32ACDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LS32ACDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LS32ACPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
AM26LS32AIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
AM26LS33ACDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

www.ti.com 8-Apr-2013



\*All dimensions are nominal

All difficultions are normal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AM26LS32ACDR	SOIC	D	16	2500	333.2	345.9	28.6
AM26LS32ACDR	SOIC	D	16	2500	367.0	367.0	38.0
AM26LS32ACPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
AM26LS32AIDR	SOIC	D	16	2500	333.2	345.9	28.6
AM26LS33ACDR	SOIC	D	16	2500	333.2	345.9	28.6

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## W (R-GDFP-F16)

### CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



## FK (S-CQCC-N\*\*)

### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



## D (R-PDS0-G16)

#### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

power.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

Power Mgmt

**OMAP Applications Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity