


## Objectives


- Memory management unit (MMU)
  - ► Logical and a physical address
  - ► Translating addresses.
- Contiguous memory allocation
  - ► First-, best-, and worst-fit strategies
- Internal and external fragmentation.
- Paging system
  - ► Translation look-aside buffer (TLB).
  - ▶ hierarchical paging, hashed paging, and inverted page tables.
  - ▶address translation for IA-32, x86-64, and ARMv8 architectures.

Soongsil Univ.
Digital System Design Lab.
Operating Systems Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 2

\_

### 9.1 Background Basic Hardware ▶ CPU can access directly main memory and the registers only: data holder ► Main memory: many cycles for access → processor stall → cache ■ DDR5 DRAM latency: 13.75 ~ 18.18ns: 80 ~ 106 cycles @5.8GHz, CL: <u>22@3.2GHz</u> ~ <u>46@6.4GHz</u> ▶ Protection OS from a user process and user processes 1024000 operating from another user during memory access system 880000 Separate per-process memory space Hardware implementation: (one possible implementation) process base register and limit register → controlled by OS 420940 Any access violation results in a trap to OS base + limit base base + limit process 300040 base address CPU process no no 256000 trap to operating system illegal addressing error memory Digital System Design Lab. Operating Systems Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 3






## 9.1 Background

- Dynamic Loading
  - ▶ Objective: to obtain better memory-space utilization
  - ► The main program is loaded and is executed
    - a routine is loaded when it is called
    - useful when large amounts of code are needed to handle infrequent cases, such as error routines
       → loaded program portion may be much smaller although the total size may be large
  - ▶OS may help the programmer by providing library routines to implement dynamic loading
- Dynamic Linking and Shared Libraries
  - ▶ Dynamically linked libraries (DLLs): system libraries linked when the user programs are run
    - Cf) static linking: system libraries are combined by the loader into the binary program image
  - ► Also known as shared libraries: used extensively in Windows and Linux
    - shared among multiple processes
  - ▶references a routine in a dynamic library → loader locates the DLL → loading if not in memory
  - ▶ Version information included for library updates: libraries with corresponding version are used
  - ► Managed by OS



## 9.2 Contiguous Memory Allocation


- Many OS (including Linux and Windows) place the OS in high memory addresses
- Memory Protection
  - ► Relocation and limit register
  - ► Flexibility in OS's size: ex. loading and unloading device drivers



7

# 9.2 Contiguous Memory Allocation

- Memory Allocation: Variable partition scheme
  - ► Each partition contains exactly one process
  - ▶ keeps a table for holes and occupied partition



- ▶ Not sufficient memory → reject and error message, or into a wait queue
- ▶ Dynamic storage allocation problem: how to allocate a process into a hole
  - First fit: allocate the first hole that is big enough. faster
  - Best fit: allocate the smallest hole that is big enough.
  - Worst fit: allocate the largest hole. Worst in terms of storage utilization



Soongsil Univ. Digital System Design Lab.

Operating Systems

Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 8

R


# Pragmentation External fragmentation: many small holes (variable partition) Worst case: holes between every two processes ►50-percent rule: N allocated blocks and 0.5N fragmented blocks, statistically. ►The overhead to keep track of small holes → fixed partition size ►Internal fragmentation: unused memory internal to a partition ►Compaction place all free memory together in one large block possible only if relocation is dynamic and is done at execution time expensive


Operating Systems

Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 9

5

Soongsil Univ. Digital System Design Lab.






### 9.3 Paging

- ► No external fragmentation
- ► Internal fragmentation
  - Page size: 2kB, and a process of 72,766 bytes: 35 pages plus 1,086 bytes
    - → 36 frames, internal fragmentation of 962 bytes
  - small page sizes are desirable for internal fragmentation
- ▶ Page sizes have grown as processes, data sets, and main memory have become larger
  - overhead is involved in each page table entry
  - Windows10: 4 KB and 2 MB
  - Linux: a default page size (typically 4 KB) and an architecture dependent larger page size called huge pages
    - System call getpagesize()
    - -getconf PAGESIZE
- ► Page-table entry
  - 4 bytes long on a 32-bit CPU:  $2^{32}$  physical page (4kB)  $\rightarrow$   $2^{44}$  bytes (or 16 TB) of physical memory
- ▶OS maintains a copy of the page table for each process
  - Used for a system call with an address as a parameter (e.g, buffer address): address translation
  - Used by CPU dispatcher
  - Paging increases the context-switch time

Digital System Design Lab.


Operating Systems


Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 12



### 9.3 Paging

- Hardware Support
  - ▶ Dedicated hardware registers for page table: efficient
    - Not feasible for large page tables (e.g. 2<sup>20</sup> for contemporary CPUs)
  - ▶ Reloading page table: increasing context-switching time
    - Large page tables in memory with page-table base register (PTBR)
    - Slow memory access time: two memory access (page table + data)
  - ► Translation Look-Aside Buffer (TBL)
    - special, small, fast-lookup hardware cache
    - part of the instruction pipeline, essentially adding no performance penalty
    - typically between 32 and 1,024 entries
    - TLB hit (no penalty), TLB miss (page number access and adding the entry to TLB) TLB
    - Replacement policy: from least recently used (LRU) through round-robin to random - By OS or by CPU
    - Wired down entries in some TLBs: never removed entries (especially for key kernel code)
    - address-space identifier (ASIDs) in each TLB entry in some TLB:
      - uniquely identifies each process





### 9.3 Paging


- ► Translation Look-Aside Buffer (TBL)
  - hit ratio and effective memory-access time
    - -effective access time =  $0.80 \times 10 + 0.20 \times 20 = 12 \text{ ns } (20\% \downarrow)$
    - effective access time =  $0.99 \times 10 + 0.01 \times 20 = 10.1$  ns (1%  $\downarrow$ )
  - multiple levels of TLBs: ex. Intel Core i7
    - -128-entry L1 instruction TLB and a 64-entry L1 data TLB.
    - A miss at L1→ L2 512-entry TLB (six cycles)
    - –A miss in L2 → page-table entries in memory (hundreds of cycles, or interrupt to the OS)
  - TLB design (hardware) affects paging implementation of the OS


3


Soongsil Univ. Digital System Design Lab.


Operating Systems


Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 16














Operating Systems

page table

Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 22


Soongsil Univ. Digital System Design Lab.


## 9.4 Structure of the Page Table

- Oracle SPARC Solaris
  - ▶two hash tables—one for the kernel and one for all user processes
  - ► hash-table entry represents a contiguous area of mapped virtual memory
    - more efficient than having a separate hash-table entry for each page
  - ►TLB holds translation table entries (TTEs)
    - A cache of TTEs in a translation storage buffer (TSB), which includes an entry per recently accessed page.
  - ► virtual address reference → TLB
    - ullet If failure o TLB walk: walk through in-memory TSB looking for the TTE o copies the TSB entry into the TLB
    - ullet If failure in TSB o kernel is interrupted to search the hash table o TSB o TLB

Soongsil Univ.
Digital System Design Lab.
Operating Systems Copyright 2023. (첫세대반도체 혁신공유대학 사일단) all rights reserved 23

23





26


# 9.6 Example: Intel 32- and 64-bit Architectures

- ■IA-32 Architecture
  - ►IA-32 Segmentation
    - Segment: ~ 4 GB, and the maximum number of segments per process: 16 K
    - logical address space of a process: two partitions.
      - -1st partition: up to 8 K segments, private. Information in local descriptor table (LDT)
      - -2<sup>nd</sup> partition: up to 8 K segments, shared. Information in global descriptor table (GDT)
      - Entry in the tables: 8-byte segment descriptor, base and limit

Soongsil Univ.
Digital System Design Lab.
Operating Systems Copyright 2023. (첫세대반도체력신공유대학 사업단) all rights reserved 26

### Summary

- A memory allocation method for a process: base and limit registers.
- Binding symbolic address to physical addresses may occur during
  - ►(1) compile, (2) load, or (3) execution time.
- Logical address and physical address.
- Contiguous memory allocation of varying sizes.
  - ►(1) first fit, (2) best fit, and (3) worst fit.
- Paging
  - ► Page and frame
  - ▶page table: TLB
  - ► Hierarchical paging, hashed page tables and inverted page tables
- Swapping



Operating Systems

Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 27

27

## Exercises, problems and projects

- Exercises
  - **▶** 9.2, 9.4, 9.5, 9.7, 9.8, 9.9
- Problems
  - ▶9.12

**9.12** Consider the following process for generating binaries. A compiler is used to generate the object code for individual modules, and a linker is used to combine multiple object modules into a single program binary. How does the linker change the binding of instructions and data to memory addresses? What information needs to be passed from the compiler to the linker to facilitate the memory-binding tasks of the linker?



Soongsil Univ. Digital System Design Lab.

Operating Systems

Copyright 2023. (차세대반도체 혁신공유대학 사업단) all rights reserved 28