Hex Level Shifter for TTL to CMOS or CMOS to CMOS

The MC14504B is a hex non–inverting level shifter using CMOS technology. The level shifter will shift a TTL signal to CMOS logic levels for any CMOS supply voltage between 5 and 15 volts. A control input also allows interface from CMOS to CMOS at one logic level to another logic level: Either up or down level translating is accomplished by selection of power supply levels V_{DD} and V_{CC} . The V_{CC} level sets the input signal levels while V_{DD} selects the output voltage levels.

Features

- UP Translates from a Low to a High Voltage or DOWN Translates from a High to a Low Voltage
- Input Threshold Can Be Shifted for TTL Compatibility
- No Sequencing Required on Power Supplies or Inputs for Power Up or Power Down
- 3 to 18 Vdc Operation for V_{DD} and V_{CC}
- Diode Protected Inputs to V_{SS}
- Capable of Driving Two Low-Power TTL Loads or One Low-Power Schottky TTL Load Over the Rated Temperature Range
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage Range	-0.5 to +18.0	V
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in}	Input Voltage Range (DC or Transient)	-0.5 to +18.0	V
V _{out}	Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com


MARKING DIAGRAMS



PDIP-16 P SUFFIX CASE 648 16<u>ኩሉ ሉሉ ሉሉ</u> ሉ MC14504BCP o AWLYYWWG 1 ሆሁ ሁ ሁ ሁ ሁ ሁ ሁ ሁ



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F





SOEIAJ-16 F SUFFIX CASE 966



A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or = Pb-Free Indicator


(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

PIN ASSIGNMENT 16 V_{DD} 15 | F_{out} 3 14 | F_{in} 13 MODE B_{out} B_{in} [5 12 | E_{out} 11 | E_{in} Cout [6 10 D_{out} 9 D_{in} 8

LOGIC DIAGRAM



Mode Select	Input Logic Levels	Output Logic Levels
1 (V _{CC})	TTL	CMOS
0 (V _{SS})	CMOS	CMOS

1/6 of package shown.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14504BCPG	PDIP-16 (Pb-Free)	500 Units / Rail
MC14504BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14504BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14504BDTG	TSSOP-16*	96 Units / Rail
MC14504BDTR2G	TSSOP-16*	2500 Units / Tape & Reel
MC14504BFG	SOEIAJ-16	50 Units / Rail
MC14504BFELG	SOEIAJ-16	2000 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This package is inherently Pb–Free.

$\textbf{ELECTRICAL CHARACTERISTICS} \ (\text{Voltages Referenced to V}_{SS})$


	- 55°C 25°C			125	s°C						
Characteristic	Symbol	V _{CC} Vdc	Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage "0" Level Vin = 0 V	V _{OL}	- - -	5.0 10 1 5	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V _{in} = V _{CC} "1" Level	V _{OH}	- - -	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- - -	4.95 9.95 14.95	- - -	Vdc
$\label{eq:local_problem} \begin{array}{lll} \text{Input Voltage} & \text{``0''} \ \text{Level} \\ \text{(V_{OL} = 1.0 Vdc)} \ \text{TTL-CMOS} \\ \text{(V_{OL} = 1.5 Vdc)} \ \text{TTL-CMOS} \\ \text{(V_{OL} = 1.0 Vdc)} \ \text{CMOS-CMOS} \\ \text{(V_{OL} = 1.5 Vdc)} \ \text{CMOS-CMOS} \\ \text{(V_{OL} = 1.5 Vdc)} \ \text{CMOS-CMOS} \\ \end{array}$	V _{IL}	5.0 5.0 5.0 5.0 10	10 15 10 15 15	- - - -	0.8 0.8 1.5 1.5	- - - -	1.3 1.3 2.25 2.25 4.5	0.8 0.8 1.5 1.5	- - - -	0.8 0.8 1.4 1.5 2.9	Vdc
$\begin{tabular}{ll} \hline & & & & & & & & \\ \hline & (V_{OH}=9.0~Vdc)~TTL-CMOS \\ & (V_{OH}=13.5~Vdc)~TTL-CMOS \\ & (V_{OH}=9.0~Vdc)~CMOS-CMOS \\ & (V_{OH}=13.5~Vdc)~CMOS-CMOS \\ & (V_{OH}=13.5~Vdc)~CMOS-CMOS \\ \hline \end{tabular}$	V _{IH}	5.0 5.0 5.0 5.0 10	10 15 10 15 15	2.0 2.0 3.6 3.6 7.1	- - - -	2.0 2.0 3.5 3.5 7.0	1.5 1.5 2.75 2.75 5.5	- - - -	2.0 2.0 3.5 3.5 7.0	- - - -	Vdc
Output Drive Current (V _{OH} = 2.5 Vdc) Source (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	Іон	- - - -	5.0 5.0 10 15	- 3.0 -0.64 - 1.6 - 4.2	- - - -	- 2.4 -0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	- - - -	- 1.7 -0.36 - 0.9 - 2.4	- - -	mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ Sink $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	I _{OL}	- - -	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8	- - -	0.36 0.9 2.4	- - -	mAdc
Input Current	l _{in}	-	15	-	± 0.1	-	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	-	_	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package) CMOS-CMOS Mode	I _{DD} or I _{CC}	- - -	5.0 10 15	- - -	0.05 0.10 0.20	- - -	0.0005 0.0010 0.0015	0.05 0.10 0.20	- - -	1.5 3.0 6.0	μAdc
Quiescent Current (Per Package) TTL-CMOS Mode	I _{DD}	5.0 5.0 5.0	5.0 10 15	- - -	0.5 1.0 2.0	- - -	0.0005 0.0010 0.0015	0.5 1.0 2.0	- - -	3.8 7.5 15	μAdc
Quiescent Current (Per Package) TTL-CMOS Mode	Icc	5.0 5.0 5.0	5.0 10 15	- - -	5.0 5.0 5.0	- - -	2.5 2.5 2.5	5.0 5.0 5.0	- - -	6.0 6.0 6.0	mAdc


^{2.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

				.,	Limits			
Characteristic		V _{CC} Vdc	V _{DD} Vdc	Min	Typ (Note 3)	Max	Unit	
Propagation Delay, High to Low	t _{PHL}	TTL - CMOS	5.0	10	-	140	280	ns
		$V_{DD} > V_{CC}$	5.0	15	-	140	280	
		CMOS - CMOS	5.0	10	_	120	240	1
		$V_{DD} > V_{CC}$	5.0	15	_	120	240	
			10	15	_	70	140	
		CMOS - CMOS	10	5.0	_	185	370	1
		$V_{CC} > V_{DD}$	15	5.0	_	185	370	
			15	10	_	175	350	
Propagation Delay, Low to High	t _{PLH}	TTL - CMOS	5.0	10	_	170	340	ns
		$V_{DD} > V_{CC}$	5.0	15	-	160	320	
		CMOS - CMOS	5.0	10	_	170	340	
		$V_{DD} > V_{CC}$	5.0	15	_	170	340	
			10	15	_	100	200	
		CMOS - CMOS	10	5.0	_	275	550	
		$V_{CC} > V_{DD}$	15	5.0	_	275	550	
			15	10	_	145	290	
Output Rise and Fall Time	t _{TLH} , t _{THL}	ALL	-	5.0	-	100	200	ns
			-	10	-	50	100	
			_	15	_	40	80	

^{3.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.











Figure 4. Operating Boundary TTL to CMOS Mode

PACKAGE DIMENSIONS

PDIP-16 **P SUFFIX** PLASTIC DIP PACKAGE CASE 648-08 **ISSUE T**




NOTES:

- TIES:
 DIMENSIONING AND TOLERANCING PER
 ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS
 WHEN FORMED PARALLEL.
 DIMENSION R DOES NOT INCH UP E
- 3.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIM	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
М	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

SOEIAJ-16 **F SUFFIX** PLASTIC EIAJ SOIC PACKAGE CASE 966-01 **ISSUE A**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.

 I. TERMINAL NUMBERS ARE SHOWN FOR
- 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH. DIMENSION AT MAXIMUM MATERIAL CONDITION.


 DAMBAR CANNOT BE LOCATED ON THE LOWER

RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
С	0.10	0.20	0.007	0.011	
D	9.90	10.50	0.390	0.413	
E	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
M	0 °	10 °	0 °	10 °	
Q ₁	0.70	0.90	0.028	0.035	
Z		0.78		0.031	

PACKAGE DIMENSIONS

TSSOP-16 **DT SUFFIX** PLASTIC TSSOP PACKAGE CASE 948F-01 **ISSUE B**



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.
 - MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 1. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.


 5. DIMENSION K DOES NOT INCLUDE
 - DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08
 (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR

 - REFERENCE ONLY.

 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.


	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
C		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	6.40 BSC		BSC	
М	0°	8°	0°	8 °	

SOLDERING FOOTPRINT



PACKAGE DIMENSIONS


SOIC-16 **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05



- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT



ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative