

## Homework #2

Monday, July 18, 2016 6:35 PM


1. Determine the minimum clock period at which the circuit below will operate correctly for each of the following logic delays. Assume there is zero clock skew and the latch delays are accounted for in the propagation delay  $\Delta$ 's.

- a)  $\Delta_1=300\text{ps}$ ;  $\Delta_2=400\text{ps}$ ;  $\Delta_3=200\text{ps}$ ;  $\Delta_4=350\text{ps}$
- b)  $\Delta_1=300\text{ps}$ ;  $\Delta_2=400\text{ps}$ ;  $\Delta_3=400\text{ps}$ ;  $\Delta_4=550\text{ps}$
- c)  $\Delta_1=300\text{ps}$ ;  $\Delta_2=900\text{ps}$ ;  $\Delta_3=200\text{ps}$ ;  $\Delta_4=350\text{ps}$

Use the following table:

	Setup Time	clk-to-Q Delay	D to Q Delay	Hold Time
FFs	65ps	50ps	n/a	30ps
Latches	25ps	50ps	40ps	30ps

$= 145\text{ps}$   
 $= 145\text{ps}$




a) greatest delay  $\rightarrow \Delta_1 \Delta_2 = 700\text{ps}$


b) greatest delay  $\rightarrow \Delta_3 \Delta_4 = 950\text{ps}$

c) greatest delay  $\rightarrow \Delta_1 \Delta_2 = 1200\text{ps}$

2. Annotate each of the signals in Figure below with its timing type. If the circuit contains any illegal connections, identify the problems and explain why the connections could cause malfunctions.



when  $\phi_2 = 1$   
 $L_2, L_4, L_7 \rightarrow$  transparent  
 when  $\phi_2 = 0$   
 $L_2, L_4, L_7 \rightarrow$  hold



$\phi_1$	$\phi_2$	$L_1$	$L_2$	$L_3$	$L_4$	$L_5$	$L_6$	$L_7$	b	c	d	e	f	g	h	i	j	k	n	n	p	r	t	u
0	1	H	T	H	T	H	T	H	a	b'	c	e	f'	g	a'	r								
0	1	H	T	H	T	H	T	H																

$\downarrow$  depends on a  
 $\downarrow$  depends on u

j, k are the illegal connections  
 because they make the circuit asynchronous  
 - it no longer takes the clock as a direct enable and distorts the signal