## Seen Webster

01446705


Homework#2 Monday, July 18, 2016 6:35 PM

- Determine the minimum clock period at which the circuit below will operate correctly for each of the following logic delays. Assume there is zero clock skew and the latch delays are accounted for in the propagation delay \( \Delta's \).
  - a)  $\Delta 1=300$ ps;  $\Delta 2=400$ ps;  $\Delta 3=200$ ps;  $\Delta 4=350$ ps
  - b)  $\Delta 1=300 \text{ps}$ ;  $\Delta 2=400 \text{ps}$ ;  $\Delta 3=400 \text{ps}$ ;  $\Delta 4=550 \text{ps}$
  - c)  $\Delta 1=300$ ps;  $\Delta 2=900$ ps;  $\Delta 3=200$ ps;  $\Delta 4=350$ ps


Use the following table:


Setup Time / clk-to-Q Delay / D to Q Delay / Hold Time


FFs 65ps 50ps n/a 30ps = 145  $\rho$ 5 Latches 25ps 50ps 40ps 30ps = 145  $\rho$ 5



- a) greatest delay 2102 = 900ps
- 6) greatest delay 6384 = 950ps
- c) greatest delay > 8/02 = 1200 ps
- 2. Annotate each of the signals in Figure below with its timing type. If the circuit contains any illegal connections, identify the problems and explain why the connections could cause







j & h are the itlegal connections
because they make the circuit asyndronous
— it no longer takes the clock as a direct enable and distorts the signal