
# **CVSD Final report**

R07943150 吳辰鋐 R07943095 劉世棠

# 若要用 innovus 重建,請開 DBS/corefiller

## 1.APR 後的 Lauout 圖



## 2.Verify

### Verify DRC

```
innovus 107> *** Starting Verify Geometry (MEM: 1666.8) ***

**MARN: (IMPVFG-257): verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release very starting verify to use the new command.

**MARN: (IMPVFG-257): verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release very starting ve
```

#### Verify Geometry

#### Verify Connectivity

```
innovus 107> VERIFY CONNECTIVITY use new engine.
******* Start: VERIFY CONNECTIVITY ******
Start Time: Fri Jan 11 14:48:28 2019
Design Name: LEDDC
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (608.1200, 249.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads
Begin Summary
 Found no problems or warnings.
End Summary
End Time: Fri Jan 11 14:48:28 2019
Time Elapsed: 0:00:00.0
****** End: VERIFY CONNECTIVITY ******
 Verification Complete : 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:00.1 MEM: 2.516M)
innovus 107>
```

### 3.Layout area

最後 analyzeFloorplan 面積 15.15 萬

下圖為本次 RTL 設計使用到的資源

```
output reg[15:0] OUT;
reg [63:0] read_data,read_data_temp;
reg [15:0] ram2_data_in,read_data_count,first_data_OUT;
reg [8:0] ram1_r_addr,ram2_r_addr,ram1_w_addr;//0~511
reg [7:0] ram2 w_addr;//0~255
reg [4:0] read scanline count;
reg [3:0] write_data_count;
reg ram1_r_en,ram1_w_en,ram2_w_en,ram2_r_en,round;
   sram 512x16 ram1(
   .AA(ram1_r_addr[8:0]),
   .AB(ram1 w addr[8:0]),
   .DB(ram1 data in),
   .CLKA(GCK)
   .CLKB(GCK)
   .CENA(ram1 r en),
   .CENB(ram1 w en)
   .QA(ram1_data_out)
   sram 256x16 ram2(
   .AA(ram2_r_addr[7:0]),
   .AB(ram2_w_addr)
   .DB(ram2_data_in),
   .CLKA(GCK)
   .CLKB(DCK)
   .CENA(ram2_r_en),
   .CENB(ram2_w_en)
   .QA(ram2_data_out)
```

為了要減少面積,所以盡量不使用自己宣告的 reg 而是用 sram,在這個 design 中 ram2 作為接收 data,並在特定時間把 data 傳到 ram1,讀取 data 固定從 ram1,因 sram 只有一個 output port,故必要對於目前輸出的 scanline 上 16 個 pixel 做暫存,並把讀到的數值和 Vsync 計數器做比較,決定 output 的值是多少

比較要注意的是 ram2 寫至 ram1 時的 address 不能衝突,需經過調整,此外,需自製有號數的減法才可以正確將讀到的數值和 Vsync 計數器做比較。

## Synthesis 後的面積

Number of ports:	23
Number of nets:	1101
Number of cells:	968
Number of combinational cells:	730
Number of sequential cells:	236
Number of macros/black boxes:	2
Number of buf/inv:	71
Number of references:	91
Combinational area:	6312.630557
Buf/Inv area:	409.073396
	7626.417969
Macro/Black Box area:	122983.527344
Net Interconnect area:	128800.656189
Total cell area:	136922.575869
Total area:	265723.232058