Logic and Computer Design Fundamentals

Chapter 4 – Sequential Circuits

Part 1 – Storage Elements and Sequential Circuit Analysis


Ming Cai cm@zju.edu.cn College of Computer Science and Technology, Zhejiang University

Overview

- Part 1 Storage Elements and Analysis
 - Introduction to sequential circuits
 - Types of sequential circuits
 - Storage elements
 - Latches
 - Flip-flops
 - Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models
- Part 2 Sequential Circuit Design
- Part 3 State Machine Design


Going Beyond Combinational Logic

- Problem: Design a circuit to control a lamp from two push switches labeled S and R. Assume that S and R are not pushed simultaneously.
- 1) If we push switch S the light should turn on. If we then release S, the light should stay on.
- 2) If we push switch R, the lamp should turn off and stay off after releasing R.



delayed switch

Going Beyond Combinational Logic (continued)




Truth Table

R	S	Q	Q_{n-1}
0	0	?	
0	1	1	
1	0	0	
1	1	?	

Boolean Function

$$\mathbf{Q} = \overline{\mathbf{R}} \, \overline{\mathbf{S}} \, \mathbf{Q}_{n-1} + \overline{\mathbf{R}} \, \mathbf{S} = \overline{\mathbf{R}} \, (\overline{\mathbf{S}} \mathbf{Q}_{n-1} + \mathbf{S})$$
$$= \overline{\mathbf{R}} \, (\mathbf{Q}_{n-1} + \mathbf{S})$$

Logic Circuit




Going Beyond Combinational Logic (continued)


Boolean Function

$$Q = \overline{R} \; \overline{S} \; Q_{n\text{-}1} + \overline{R} \; S = \overline{R} \; (Q_{n\text{-}1} + S) = \overline{R + (\overline{Q_{n\text{-}1} + S})}$$

Logic Circuit




The circuit is an SR Latch that contains two cross-coupled NOR gates.




Going Beyond Combinational Logic (continued)

- A circuit whose output depends not only on the present input but also on the history of the input is called a sequential circuit.
- A sequential circuit can be described by a Finite State Machine. FSM is an abstract machine that can be in one of a finite number of states at any given time. It can change from one state to another in response to external inputs. external input




Going Beyond Combinational Logic (continued)

Example 1: turnstile






Example 2: parsing the string "nice"




Going Beyond Combinational Logic (continued)

- Automata theory is the study of abstract machines and the computational problems.
- Classes of automata theory:
 - Combinational logic (time-independent logic) is defined as a directed acyclic graph
 - Finite state machine (directed graph) is introduced for modelling time-dependent logic.




Introduction to Sequential Circuits

- A Sequential circuit contains:
 - Storage elements: Latches or Flip-Flops
 - Combinational Logic:
 - Implements a multiple-output switching function
 - Inputs are signals from the outside.
 - Other inputs, <u>State</u> or <u>Present State</u>, are signals from storage elements.
 - Outputs are signals to the outside.
 - The remaining outputs, <u>Next State</u> are inputs to storage elements.




Introduction to Sequential Circuits

- Combinatorial Logic
 - *Next state function*: Next State = f(Inputs, State)
 - *Output function* (Mealy): Outputs = g(Inputs, State)
 - *Output function* (Moore): Outputs = h(State)
- Output function type depends on specification and affects the design significantly



Types of Sequential Circuits


- **Depends on the <u>times</u> at which:**
 - storage elements observe their inputs, and
 - storage elements change their state
- **Synchronous**
 - Behavior defined from knowledge of its signals at <u>discrete</u> instances of time
 - Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)



Types of Sequential Circuits (continued)

Asynchronous

- Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change
- If clock just regarded as another input, all circuits are asynchronous!
- Nevertheless, the synchronous abstraction makes complex designs tractable!



Discrete Event Simulation


In order to understand the time behavior of a sequential circuit we use discrete event simulation to analyze system dynamics.

Rules:


- Any <u>change in input values</u> is evaluated to see if it causes a <u>change in output value</u>
- Gates modeled by an <u>ideal</u> (instantaneous) function and a <u>fixed gate delay</u>
- Changes in output values are scheduled for the fixed gate delay after the input change
- At the time for a scheduled output change, the output value is changed along with any inputs it drives

Gate Delay Models


Suppose gates with delay n ns are represented for n = 0.2 ns, n = 0.4 ns, n = 0.5 ns, respectively:







Circuit Delay Model




Storing State

- What if A connected to Y?
- Circuit becomes:
- With function:

B

Y = B for S = 1, and
 Y(t) dependents on
 Y(t - 0.9) for S = 0



The simple <u>combinational circuit</u> has now become a <u>sequential circuit</u> because its output is a function of a time sequence of input signals!

Y is stored value in shaded area

Storing State (Continued)

Simulation example as input signals change with time. Changes occur every 100 ns, so that the tenths of ns delays are negligible.


$$\mathbf{Y_n} = \overline{\mathbf{S}} \ \mathbf{Y_{n-1}} + \mathbf{SB}$$

				~
Time	В	S	Y	Comment
	1	0	0	Y "remembers" 0
	1	1	1	Y = B when $S = 1$
	1	0	1	Now Y "remembers" $B = 1$ for $S = 0$
	0	0	1	No change in Y when B changes
	0	1	0	Y = B when $S = 1$
	0	0	0	Y "remembers" $B = 0$ for $S = 0$
↓	1	0	0	No change in Y when B changes

Y represents the <u>state</u> of the circuit, not just an output.

Storing State (Continued)

Suppose we place an inverter in the "feedback path."



The following behavior results:

- The circuit is said to be unstable.
- For S = 0, the circuit has become what is called an oscillator. Can be used as crude clock.

В	S	Y	Comment
0	1	0	Y = B when $S = 1$
1	1	1	
1	0	1	Now Y "remembers" A
1	0	0	Y, 1.1 ns later
1	0	1	Y, 1.1 ns later
1	0	0	Y, 1.1 ns later

Oscillation Error

- Oscillation errors are common problems when designing digital circuits with feedback loops (if you are not designing an oscillator).
- Digital circuits will become unstable when oscillations occur.

Latches


- Many components to storing historical state
 - Capacitors, Inductors, a delay line, a memory, etc.
 - Latches, Triggers
- Satisfy the following three conditions can be referred to as latches
 - There are two stable states, "0", "1";
 - Long term maintaining a given stable state;
 - Under certain conditions, it can change state at anytime, such as setting "1" or resetting "0"
- The simplest latches are RS latch and D latch


Basic (NAND) $\overline{S} - \overline{R}$ Latch

Time



- "Cross-Coupling" two NAND gates gives the \$\bar{S}\$ -\$\bar{R}\$ Latch:
- Which has the time sequence behavior:
- S = 0, R = 0 is forbidden as input pattern






R	S	Q	Q	Comment
1	1	?	?	Stored state unknown
1	0	1	0	"Set" Q to 1
1	1	1	0	Now Q "remembers" 1
0	1	0	1	"Reset" Q to 0
1	1	0	1	Now Q "remembers" 0
0	0	1	1	Both go high
1	1	?	?	Unstable!


Unstable latch behavior (Oscillation)

- Why both inputs of the latch to 0 are forbidden?
 - If both gates have the same delay then they will both output a 0 at the same time. Feeding 0 back to the input will produce 1, again at exactly the same time, which again will produce a 0, and so on and on.
 - This oscillating behavior, called the critical race, will continue forever.




• If the two gates do not have the same delay then the latch will go into one state or the other. However, we do not know which state the latch will go into. Thus, the latch's next state is undefined.


Unstable latch behavior (Metastable state)



• Equivalent circuit for the latch when R = S = 1



Consider the transfer characteristics of two inverters



- The dot in the middle represents a metastable state.
- Small changes in any of the signals are amplified and the circuit leaves the metastable state.

Avoiding unstable behavior of latches


- Since both the oscillation and the metastable state are undesirable behavior, we should try to avoid them.
- Do not change R and S from 0 to 1 at the same time.
 - This is necessary to avoid the oscillation behavior.
 - One way to guarantee that this will not happen is to never allow them to both be 0 at the same time.
- Once you change an input, do not change it again until the circuit has had time to complete all its signal transitions and reach a stable state.
 - This is necessary to avoid the metastable behavior.

Basic (NOR) S – R Latch



- Cross-coupling two NOR gates gives the S – R Latch:
- Which has the time sequence

R (reset)



S (set)

1 1 •	Tima
behavior:	Time
Della vioi.	

S = 1, R = 1 is forbidden as input pattern


			_
graphics	_	S	F
symbol for SR Latch		R	b
		SR	

R	S	Q	$\overline{\mathbf{Q}}$	Comment
0	0	?	?	Stored state unknown
0	1	1	0	"Set" Q to 1
0	0	1	0	Now Q "remembers" 1
1	0	0	1	"Reset" Q to 0
0	0	0	1	Now Q "remembers" 0
1	1	0	0	Both go low
0	0	?	?	Unstable!

Clocked S - R Latch




Adding two NAND gates to the basic
 S - R NAND latch gives the clocked
 S - R latch:



- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high.
- C means "control" or "clock".

Clocked S - R Latch (continued)

The Clocked S-R Latch can be described by a table:



The table describes what happens after the clock [at time (t+1)] based on:


C	S	R	$\mathbf{Q}(\mathbf{t}+1)$
0	X	X	No change
1	0	0	No change
1	0	1	0: Clear Q1: Set Q
1	1	0	1: Set Q
1	1	1	Indeterminate

- current inputs (S,R,C) and
- current state Q(t).

D Latch


- Adding an inverter Deto the S-R Latch, gives the D Latch: Compared to the Compared to the S-R Latch: Compared to the S-R Lat
- Note that there are no "indeterminate" states!

C	D	Q(t+1)
0	X	No change
1	0	0: Clear Q
1	1	1: Set Q




The graphic symbol for a

D Latch is:



D Latch with MUX



Positive level triggered D Latch

Flip-Flops


- The latch timing problem
- Master-slave flip-flop
- Edge-triggered flip-flop
- Standard symbols for storage elements
- Direct inputs to flip-flops

The Latch Timing Problem


- In a sequential circuit, paths may exist through combinational logic:
 - From one storage element to another storage element
 - From a storage element back to the same storage element
- The combinational logic between a latch output and a latch input may be as simple as an interconnect
- For a clocked D-latch, the output Q depends on the input D whenever the clock input has value 1

The Latch Timing Problem (continued)

Consider the following circuit known as a binary counter



• Suppose that initially Y = 0.




- As long as C = 1, the value of Y continues to change!
- The changes are based on the delay present on the loop through the connection from Y back to Y.
- Desired behavior: Y changes only once per clock pulse
- This behavior is clearly unacceptable.

The Latch Timing Problem (continued)

- A solution to the latch timing problem is to <u>break</u> the closed path from Y to Y within the storage element
- The commonly-used, path-breaking solutions replace the clocked D-latch with:
 - Master-slave flip-flops (level-triggered FF)
 - Edge-triggered flip-flops


S-R Master-Slave Flip-Flop

Consists of two clocked
 S-R latches in series
 with the clock on the
 second latch inverted




- The input is observed by the first latch with C = 1
- The output is changed by the second latch with C = 0
- The path from input to output is broken by the difference in clocking values (C = 1 and C = 0).
- The behavior demonstrated by the example with D driven by Y given previously is prevented since the clock must change from 1 to 0 before a change in Y based on D can occur.

S-R Master-Slave Flip-Flop Timing




Flip-Flop Problem

- The change in the flip-flop output is delayed by the pulse width which makes the circuit slower.
- 0-1-0 glitch on either R or S while clock is high will be "caught" by master stage:
 - Suppose Q = 0 and S goes to 1 and then back to S
 0 with R remaining at 0
 - The master latch sets to 1
 - A 1 is transferred to the slave
 - Suppose Q = 0 and S goes to 1 and back to 0 and R goes to 1 and back to 0
 - The master latch sets and then resets
 - A 0 is transferred to the slave
 - This behavior is called 1s catching.




Flip-Flop Solution



- Two solutions for avoiding 1s catching:
 - D master-slave flip-flops
 - Edge-triggered flip-flops
- An edge-triggered flip-flop ignores the pulse while it is at a constant level and triggers only during a <u>transition</u> of the clock signal
- Edge-triggered flip-flops can also be built directly at the electronic circuit level

D Master-Slave Flip-Flop


A D master-slave flip-flop is triggered by high level or low level.




- It can be formed by:
 - Replacing the first clocked S-R latch with a clocked D latch or
 - Adding a D input and inverter to a master-slave S-R flip-flop
- The delay of the S-R master-slave flip-flop can be avoided since the 1s-catching behavior is not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-level triggered flip-flop

Positive-Level Triggered D Flip-Flop

Formed by adding inverter to clock input





• Q changes to the value on D applied at the positive clock edge within timing constraints to be specified




 Our choice as the <u>standard flip-flop</u> for most sequential circuits

D Flip-Flop with MUXs








40

Another construction of an Edge-Triggered D Flip-Flop




Asynchronous		Positive-Edge-Triggered			
\overline{R}	\overline{S}	Ср	D	Q	\overline{Q}
0	1	X	X	0	1
1	0	X	X	1	0
1	1	†	0	0	1
1	1	†	1	1	0

Function Table


Positive-Edge Triggered D Flip-Flop

Another construction of an Edge-Triggered D Flip-Flop (continued)




Positive-Edge Triggered D Flip-Flop

Another construction of an Edge-Triggered D Flip-Flop (continued)




Positive-Edge Triggered D Flip-Flop

Another construction of an Edge-Triggered D Flip-Flop (continued)




Positive-Edge Triggered D Flip-Flop

Standard Symbols for Storage Elements



Direct Inputs


- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously.



- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization.
- For the example flip-flop shown
 - When R is 0, resets the flip-flop to the 0 state
 - When S is 0, sets the flip-flop to the 1 state
 - When R and S are both 1, flip-flop works normally
 - State undefined when R and S are both set to 0

Flip-Flop Timing Parameters

- t_s setup time
- t_h hold time
- $t_{\rm w}$ clock pulse width
- t_{px} propagation delay
 - t_{PHL} High-to-Low
 - t_{PLH} Low-to-High
 - t_{pd} max (t_{PHL} , $\mathbf{t}_{\mathbf{PLH}}$



Flip-Flop Timing Parameters


- t_s setup time
 - Master-slave Equal to the width of the triggering pulse
 - Edge-triggered Equal to a time interval that is generally much less than the width of the the triggering pulse
- t_h hold time Often equal to zero
- t_{px} propagation delay
 - Same parameters as for gates except
 - Measured from clock edge that triggers the output change to the output change

Summary

- Difference between a Latch and a Flip-Flop
 - A latch is transparent. Its output can change as soon as the inputs do. In a flip-flop, the path from its inputs to its outputs is broken.
 - A latch is asynchronous, whereas flip-flop is a combination of a clock and a latch, and its output is changed according to the clock.
 - Latch is a level sensitive device while flip-flop is an edge sensitive device.
 - Latch is sensitive to glitches on enable pin, whereas flip-flop is immune to glitches.
 - Latches take less gates (also less power) to implement than flip-flops.
 - Latches are faster than flip-flops.

Summary (continued)

- Master-slave FFs use alternating clocks to break the path from input to output.
- The behavior of "catching" glitches (0-1-0/1-0-1) by master stage is called 1s catching.
- Solutions for solving 1s catching problem:
 - D master-slave FFs and edge-triggered FFs
- An edge-triggered flip-flop responds to its input at a well-defined moment (at the clock-transition).




The value of the input at the clock transition (negative or positive) determines the output

Summary (continued)


- Four types of latches and flip-flops:
 - D-type (Data or Delay)
 - T-type (Toggle)





- SR-type (S-Set, R-Reset)
- JK-type (J-Set, K-Reset)



- Four types of pulse-triggering methods:
 - High Level Triggering
 - Low Level Triggering
- Positive Edge Triggering
- Negative Edge Triggering








Summary (continued)

- Both latch and flip-flop are a kind of multivibrators that operate between two states (0, 1).
- Three multivibrator types
 - Astable multivibrator has NO stable states.
 - Monostable multivibrator has only ONE stable state. By default it will stay in the stable state, but when triggered it will switch to unstable state (quasi-stable state)
 - Bistable multivibrator has TWO stable states.



Sequential Circuit Analysis

General Model

• Current State at time (t) is stored in an array of flip-flops.

Storage
Elements

Combinational
Logic

Next
State

Next
State

CLK


• Outputs at time (t) are a Boolean function of

State (t) and (sometimes) Inputs (t).

Next State at time (t+1)
is a Boolean function of
State and Inputs.

Example 1 (from Fig. 4-13)

- **Input**: $\mathbf{x}(\mathbf{t})$
- **Output:** $\mathbf{y}(\mathbf{t})$
- (A(t), B(t))**State:**
- What is the <u>Output Function</u>?
 - y =
- What is the <u>Input Function</u>?
 - $\mathbf{D}_{\mathbf{A}} =$
 - $\mathbf{D}_{\mathbf{R}} =$
- What is the <u>Next State Function</u>?
 - A(t+1) =
 - B(t+1) =



Example 1 (from Fig. 4-13) (continued)

Output:


$$y(t) = \overline{x}(t)(B(t) + A(t))$$

• Input functions:

$$\mathbf{D}_{A} = \mathbf{A}(t)\mathbf{x}(t) + \mathbf{B}(t)\mathbf{x}(t)$$
$$\mathbf{D}_{B} = \mathbf{\bar{A}}(t)\mathbf{x}(t)$$


Next State equations:

$$A(t+1) = D_A$$
$$B(t+1) = D_B$$



Example 1 (from Fig. 4-13) (continued)

Where in time are inputs, outputs and states defined?



State Table Characteristics

- State table a multiple variable table with the following four sections:
 - Present State the values of the state variables for each allowed state.
 - Input the input combinations allowed.
 - *Next-state* the value of the state at time (t+1) based on the <u>present state</u> and the <u>input</u>.
 - Output the value of the output as a function of the present state and (sometimes) the input.
- From the viewpoint of a truth table:
 - the inputs are Input, Present State
 - and the outputs are Output, Next State

Example 1: State Table (from Fig. 4-13)

The state table can be filled in using the next state and output equations:

Next state:
$$A(t+1) = A(t)x(t) + B(t)x(t)$$
 $B(t+1) = \overline{A}(t)x(t)$

• Output:
$$y(t) = x(t)(B(t) + A(t))$$

Present State	Input	Next State		Output
A(t) B(t)	$\mathbf{x}(\mathbf{t})$	A(t+1)	B (t+1)	y(t)
0 0	0	0	0	0
0 0	1	0	1	0
0 1	0	0	0	1
0 1	1	1	1	0
1 0	0	0	0	1
1 0	1	1	0	0
1 1	0	0	0	1
1 1	1	1	0	0

Example 1: Alternate State Table

- 2-dimensional table that matches well to a K-map.
 Present state rows and input columns in <u>Gray code</u> order.
 - $\bullet \ \mathbf{A}(t+1) = \mathbf{A}(t)\mathbf{x}(t) + \mathbf{B}(t)\mathbf{x}(t)$
 - $\mathbf{B}(\mathbf{t}+\mathbf{1}) = \mathbf{\bar{A}}(\mathbf{t})\mathbf{x}(\mathbf{t})$
 - $y(t) = \overline{x}(t)(B(t) + A(t))$

Present	Next State		Output	
State	$\mathbf{x}(\mathbf{t})=0$	$\mathbf{x}(\mathbf{t})=1$	$\mathbf{x}(\mathbf{t})=0$	$\mathbf{x}(\mathbf{t})=1$
A(t) B(t)	A(t+1)B(t+1)	$\mathbf{A}(\mathbf{t}\mathbf{+}1)\mathbf{B}(\mathbf{t}\mathbf{+}1)$	$\mathbf{y}(\mathbf{t})$	y(t)
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 1	0 0	1 0	1	0
1 0	0 0	1 0	1	0

State Diagrams

- The sequential circuit function can be represented in graphical form as a state diagram with the following components:
 - A circle with the state name in it for each state
 - A <u>directed arc</u> from the <u>present state</u> to the <u>next state</u> for each state transition
 - A label on each <u>directed arc</u> with the <u>input</u> values which causes the state transition, and
 - A label:
 - On each <u>directed arc</u> with the <u>output</u> value produced, or
 - On each <u>circle</u> with the <u>output</u> value produced


State Diagrams

- Label form:
 - On <u>directed arc</u> with the <u>output</u> included:
 - input/output
 - Mealy type output depends on state and input
 - On <u>circle</u> with output included:
 - state/output
 - Moore type output depends only on state

Example 1: State Diagram

- Which type?
- Diagram gets confusing for large circuits

 For small circuits, usually easier to understand than the state table




Present	Next	Output		
State	$\mathbf{x}(\mathbf{t})=0$	$\mathbf{x}(t)=1$	$\mathbf{x}(t)=0$	x(t)=1
A(t) B(t)	A(t+1)B(t+1)	A(t+1)B(t+1)	y(t)	y(t)
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 1	0 0	1 0	1	0
1 0	0 0	1 0	1	0

Equivalent State Definitions

- Two states are *equivalent* if their response for each possible input sequence is an identical output sequence.
- Alternatively, two states are equivalent if their outputs produced for each input symbol is identical and their next states for each input symbol are the same or equivalent.

Equivalent State Example

- Text Figure 4-15(a):
- For states S3 and S2,
 - the output for input 0 is 1 and input 1 is 0, and
 - the next state for input
 0 is S0 and for input
 1 is S2.
 - By the alternative definition, states S3 and S2 are equivalent.




Equivalent State Example

Replacing S3 and S2 by a single state gives state diagram:

Examining the new diagram, states S1 and S2 are equivalent since

- their outputs for input 0 is 1 and input 1 is 0, and
- their next state for input
 0 is S0 and for input
 1 is S2,
- Replacing S1 and S2 by a single state gives state diagram:




Moore and Mealy Models

- Sequential Circuits or Sequential Machines are also called *Finite State Machines* (FSMs). Two formal models exist: Moore and Mealy Model
 - Moore Model
 - Named after E.F. Moore
 - Outputs are a function ONLY of <u>states</u>
 - Usually specified on the states.

Inputs Next State Combinational Logic State Register Clock Clock Output Combinational Logic Output Combinational Logic Output Combinational Logic

Moore and Mealy Models (continued)

- Sequential Circuits or Sequential Machines are also called *Finite State Machines* (FSMs). Two formal models exist: Moore and Mealy Model
- Mealy Model
 - Named after G. Mealy
 - Outputs are a function of <u>inputs</u> AND <u>states</u>
 - Usually specified on the state transition arcs.




Moore and Mealy Example Diagrams

x=0/y=0

 Mealy Model State Diagram maps <u>inputs and state</u> to <u>outputs</u>


 Moore Model State Diagram maps <u>states</u> to <u>outputs</u>



x=1/y=0

Moore and Mealy Example Tables


 Mealy Model state table maps inputs and state to outputs



Present	Next State		Output	
State	x=0	x=1	x=0	x=1
0	0	1	0	0
1	0	1	0	1

Moore Model state table maps state to

outputs



Present	Next State		Output
State	x=0	x=1	
0	0	1	0
1	0	2	0
2	0	2	1

Mixed Moore and Mealy Outputs

• In real designs, some outputs may be Moore type and other outputs may be Mealy type.


Example: Figure 4-15(a) can be modified to

illustrate this


State 00: Moore

• States 01, 10, and 11: Mealy


Simplifies output specification



State Machine Structure (Mealy)




State Machine Structure (Moore)



When designing high-speed circuit, state variable can be used directly by the output pipeline, which means the output and the clock can be synchronized.

State Machine Structure (pipelined)

Structure of State Machine in pipeline---- Mealy Model



When designing high-speed circuit, the output of state machine and the clock always need to be completely synchronized. One solution is to just use state variable as output signal.


Sequential Circuit Analysis

- Sequential Circuit Analysis is an procedure of specifying the logic diagram of a given sequential circuit.
- A state table and state diagram are presented to describe the behavior of the circuit, demonstrate the time sequence of inputs, outputs and states, and illustrate the functionality of the given circuits.

Sequential Circuit Analysis Procedure

- 1. Derive the input equations, next state functions and output equations
- 2. Derive the state table (truth table with state):
 Inputs: inputs of circuit, present state of the circuit
 Outputs: outputs of circuit, next state of all flip-fops
- 3. List the next state of the sequential circuit
- 4. Obtain a state diagram
- 5. Analyze the external performance of the circuit
- 6. Verify the correctness of the circuit, check the selfrecovery capability and draw the timing parameters

Example 2: Sequential Circuit Analysis



Example 2: Flip-Flop Input Equations

Variables

- Inputs: None
- Outputs: Z
- State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Input functions:

$$\begin{aligned} \mathbf{D}_{A} &= \mathbf{B}(t)\mathbf{C}(t) \\ \mathbf{D}_{B} &= \overline{\mathbf{B}}(t)\mathbf{C}(t) + \mathbf{B}(t)\overline{\mathbf{C}}(t) \\ \mathbf{D}_{C} &= \overline{\mathbf{A}}(t)\overline{\mathbf{C}}(t) \end{aligned}$$

Output Equation:

$$\mathbf{Z} = \mathbf{A}(\mathbf{t})$$

Next State equations:

$$A(t+1) = D_A$$

$$B(t+1) = D_B$$

$$C(t+1) = D_C$$

Example 2: State Table

$$X' = X(t+1)$$

$$A(t+1) = B(t)C(t)$$


$$B(t+1) = \overline{B}(t)C(t) + B(t)\overline{C}(t)$$

$$C(t+1) = \overline{A}(t)\overline{C}(t)$$

$$Z = A(t)$$


A B C	A'B'C'	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1

Example 2: State Diagram




Circuit and System Level Timing

- Consider a system consists of flip-flops connected by logic:
- If the clock period is too short, data changes may not be able to propagate through the circuit to flip-flop inputs before the setup time interval begins



Circuit and System Level Timing (continued)

Timing components along a path from flip-flop to flip-flop



Circuit and System Level Timing (continued)

- New Timing Components
 - t_p clock period The interval between occurrences of a specific clock edge in a periodic clock
 - $t_{pd,COMB}$ total delay of combinational logic along the path from flip-flop output to flip-flop input
 - t_{slack} extra time in the clock period in addition to the sum of the delays and setup time on a path
 - Can be either positive or negative
 - Must be greater than or equal to zero on all paths for correct operation

Circuit and System Level Timing (continued)

Timing Equations

$$t_{p} = t_{slack} + (t_{pd,FF} + t_{pd,COMB} + t_{s})$$

For t_{slack} greater than or equal to zero,

$$t_p \geq max \ (t_{pd,FF} + t_{pd,COMB} + t_s)$$
 for all paths from flip-flop output to flip-flop input

• Can be calculated more precisely by using t_{PHL} and t_{PLH} values instead of t_{pd} values, but requires consideration of inversions on paths

Calculation of Allowable t_{pd,COMB}

- Compare the allowable combinational delay for a specific circuit:
 - a) Using edge-triggered flip-flops
 - b) Using master-slave flip-flops
- Parameters
 - $t_{pd,FF}(max) = 1.0 \text{ ns}$
 - $t_s(max) = 0.3$ ns for edge-triggered flip-flops
 - $t_s = t_{wH} = 2.0$ ns for master-slave flip-flops
 - Clock frequency = 250 MHz
- Calculations: $t_p = 1/\text{clock frequency} = 4.0 \text{ ns}$

Calculation of Allowable t_{pd,COMB}

- $t_p = 1/\text{clock frequency} = 4.0 \text{ ns}$
 - Edge-triggered: $4.0 \ge 1.0 + t_{\rm pd,COMB} + 0.3$, $t_{\rm pd,COMB} \le 2.7 \text{ ns}$
 - Master-slave: $4.0 \ge 1.0 + t_{\rm pd,COMB} + 2.0$, $t_{\rm pd,COMB} \le 1.0 \text{ ns}$
- Comparison: Suppose that for a gate, average $t_{pd} = 0.3 \text{ ns}$
 - Edge-triggered: Approximately 9 gates allowed on a path
 - Master-slave: Approximately 3 gates allowed on a path

Assignments


Reading:

4.1-4.4, 4.9-4.10

Problem assignment:

4-7、 **4-9**、 **4-12(b)**、 **4-58**、 **4-59**


Appendix A: D Latch with Transmission Gates




Appendix B: Circuits Based on Sequential Circuit

Clock Divider


• A D Flip-Flop is configured with its Qn output wired back to its D, which produces outputs with half the frequency of the incoming clock.



■ Ripple Counter (行波计数器)




Shift Registers



90

Switch Debouncing



Switch Debouncing

