### **Logic and Computer Design Fundamentals**

# Chapter 2 – Combinational Logic Circuits

Part 4 – HDLs Overview


Ming Cai cm@zju.edu.cn College of Computer Science and Technology Zhejiang University

### **Overview**


- Part 4 HDLs overview
  - HDLs Overview
  - Logic Synthesis
  - HDL Representations—Verilog

#### **HDLs** overview


- A hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits.
- It is feasible to use CAD tools for designing complex digital systems.



### **Classical Digital Design Flow**




### **Logic Synthesis**



• Logic synthesis is a process where a high-level description of the design is converted into an optimized gate-level representation given a standard-cell library and certain design constraints (e.g., area, performance, power).


### An Anatomy of a Verilog File




- A Verilog design consists of a hierarchy of modules. Modules encapsulate design hierarchy, and communicate with other modules through input, output, and bidirectional ports.
- Use synthesizable code to describe the function of circuit that could be built in hardware.
- Non-synthesizable (delay, loop) constructs should be used only for test benches.

### Describing Hardware with Verilog

• A two-bit greater-than comparator circuit: if  $(A_1A_0 > B_1B_0)$  Y=1; else Y=0;





$$\mathbf{Y} = \mathbf{A}_1 \overline{\mathbf{B}}_1 + \mathbf{A}_1 \mathbf{A}_0 \overline{\mathbf{B}}_0 + \mathbf{A}_0 \overline{\mathbf{B}}_1 \overline{\mathbf{B}}_0$$

### Structural Verilog Description of Two-Bit Greater-Than Circuit

$$\mathbf{Y} = \mathbf{A}_1 \overline{\mathbf{B}}_1 + \mathbf{A}_1 \mathbf{A}_0 \overline{\mathbf{B}}_0 + \mathbf{A}_0 \overline{\mathbf{B}}_1 \overline{\mathbf{B}}_0$$

```
// Two-bit greater-than circuit: Verilog structural model
// See Figure 2-27 for logic diagram
module comparator_greater_than_structural(A, B, A_greater_than_B);
 input [1:0] A, B;
 output A_greater_than_B;
 wire B0 n, B1 n, and0 out, and1 out, and2 out;
 not
  inv0(B0_n, B[0]), inv1(B1_n, B[1]);
  and
                                                     В1
   and0 (and0_out, A[1], B1_n),
   and1(and1_out, A[1], A[0], B0_n),
   and2 (and2_out, A[0], B1_n, B0_n);
                                                                      // 13
  or
   or0 (A greater than B, and0 out, and1 out, and2 out);
                                                                      // 14
endmodule
                                                                      // 15
```

## Dataflow Verilog Description of Two-Bit Greater-Than Comparator

$$\mathbf{Y} = \mathbf{A}_1 \overline{\mathbf{B}}_1 + \mathbf{A}_1 \mathbf{A}_0 \overline{\mathbf{B}}_0 + \mathbf{A}_0 \overline{\mathbf{B}}_1 \overline{\mathbf{B}}_0$$

```
// Two-bit greater-than circuit: Dataflow model
// See Figure 2-27 for logic diagram
module comparator_greater_than_dataflow(A, B, A_greater_than_B);
 input [1:0] A, B;
                                                                         // 4
 output A_greater_than_B;
 wire B1_n, B0_n, and0_out, and1_out, and2_out;
 assign B1_n = \sim B[1];
                                                       В1
 assign B0 n = \simB[0];
 assign and0_out = A[1] & B1_n;
 assign and1_out = A[1] & A[0] & B0_n;
 assign and2_out = A[0] & B1_n & B0_n;
                                                                         // 11
                                                                         // 12
 assign A_greater_than_B = and0_out | and1_out | and2_out;
endmodule
                                                                         // 13
```

### Conditional Dataflow Verilog Description of Two-Bit Greater-Than Circuit

```
// Two-bit greater-than circuit: Conditional model
// See Figure 2-27 for logic diagram


module comparator_greater_than_conditional2(A, B, A_greater_than_B);

input [1:0] A, B;

output A_greater_than_B;

assign A_greater_than_B = (A > B)? 1'b1:

1'b0;
endmodule
// 8
```




$$\mathbf{Y} = \mathbf{A}_1 \overline{\mathbf{B}}_1 + \mathbf{A}_1 \mathbf{A}_0 \overline{\mathbf{B}}_0 + \mathbf{A}_0 \overline{\mathbf{B}}_1 \overline{\mathbf{B}}_0$$

### **Behavioral Verilog Description of Two-Bit Greater-Than Circuit**

```
// Two-bit greater-than circuit: Behavioral model
// See Figure 2-27 for logic diagram

module comparator_greater_than_behavioral(A, B, A_greater_than_B);
   input [1:0] A, B;
   output A_greater_than_B;
   assign A_greater_than_B = A > B;
endmodule
// 1
// 2
// 3
// 3
// 4
// 5
// 6
```




$$\mathbf{Y} = \mathbf{A}_1 \overline{\mathbf{B}}_1 + \mathbf{A}_1 \mathbf{A}_0 \overline{\mathbf{B}}_0 + \mathbf{A}_0 \overline{\mathbf{B}}_1 \overline{\mathbf{B}}_0$$

### Overview of Verilog Test benches

- A test bench supplies the signals and dumps the outputs to simulate a Verilog design.
- Test bench invokes the design under test, generates the simulation input vectors, and implements the system tasks to view the results of the simulation.
- Test bench uses non-synthesizable code to check your synthesizable code.
- Test bench can use all Verilog commands.

# Overview of Verilog Test benches (continued)




```
module SystemX_TB ();
reg A_TB, B_TB, C_TB;
wire F_TB;
SystemX DUT (F_TB, A_TB, B_TB, C_TB);

// Stimulus Generation to Drive A_TB, B_TB and C_TB (covered in Ch. 8)

// Automated Output Checking & Reporting for F_TB (covered in Ch. 8)
endmodule
```

## Test bench for the Structural Model of the Two-Bit Greater-Than Comparator



### Assignments

### **Reading:**

**2.8**, 2.10