

Title		
Size A3	Number	Revision
Date: 8-28-2024	Sheet of	
File: G:\Projects\...\Top.SchDoc	Drawn By:	

ZYNQ Boot and Configure


Table 6-4: Boot Mode MIO Strapping Pins

Pin / Mode	MIO[6]	MIO[7]	MIO[8]	MIO[9]	MIO[10]	MIO[11]	MIO[12]
	(VREF0V9)	(VREF0V9)	(VREF0V9)	(VREF0V9)	(VREF0V9)	(VREF0V9)	(VREF0V9)
Boot Devices							
JTAG Boot Mode: cascaded is most common ¹	0	0	0	0	0	0	0
NOR Boot ²	0	0	0	1	0	0	0
NAND	0	0	1	0	0	0	0
Quad SPI ³	1	0	0	0	0	0	0
SD Card	1	1	0	0	0	0	0
Mode for all 3 PLLs							
PLL Enabled	0	0	0	0	0	0	0
PLL Bypassed	1	1	1	1	1	1	1
MIO Bank Voltage ⁴							
Bank 1	0	0	0	0	0	0	0
Bank 0	0	0	0	0	0	0	0
2.5V, 3.3V	0	0	0	0	0	0	0
1.8V	1	1	1	1	1	1	1

Notes:


- JTAG cascaded mode is most common and is the assumed mode in all the references to JTAG mode except where noted.
- For secure mode, JTAG is not enabled and MIO[2] is ignored.
- The Quad SPI and NAND boot mode support execute-in-place (this support is always non-secure).
- Voltage Bank 0 and 1 must be set to the same value when an interface span across these voltage banks. Examples include NOR, NAND, and a wide SPI bus port. Other interface configuration may also span the two banks.

MIO[8](QSPI_SCK_FB) = 1 ---- MIO BANK 1 use 1V8
MIO[7](VCFG0) = 0 ---- MIO BANK 0 use 3V3
MIO[6](QSPI_SCK) = 0 ---- PLL Enabled
MIO[2](QSPI_DQ0) = 0 ---- JTAG In Cascade Mode




MIO[5] ---- QSPI_DQ1
MIO[4] ---- QSPI_DQ2
MIO[3] ---- QSPI_DQ3

MIO VREF / RESET / CLK



QSPI FLASH / EMMC






Title		
Size	Number	Revision
A3		
Date:	8-28-2024	Sheet of
File:	G:\Projects\ZYNQ-PS.SchDoc	Drawn By:


Table 2-1: Power Pins

Type	Pin Name	Nominal Voltage	Power Pin Description
PS Power	VCCPINT	1.0V	Internal logic
	VCCPAUX	1.8V	I/O buffer pre-driver
	VCCO_DDR	1.2V to 1.8V	DDR memory interface
	VCCO_MIO0	1.8V to 3.3V	MIO bank 0, pins 0:15
	VCCO_MIO1	1.8V to 3.3V	MIO bank 1, pins 16:53
PL Power	VCCPLL	1.8V	Three PLL clocks, analog
	VCCINT	1.0V	Internal core logic
	VCCAUX	1.8V	I/O buffer pre-driver
	VCCO_#	1.2V to 3.3V	I/O buffers drivers (per bank)
	VCC_BATT	1.5V	PL decryption key memory backup
XADC	VCCBRAM	1.0V	PL block RAM
	VCCAUX_IO_#	1.8V to 2.0V	PL auxiliary I/O circuits
Ground	VCCADC, GNDADC	N/A	Analog power and ground.
	GND	Ground	Digital and analog grounds

Note: Refer to the respective data sheet for recommended operating conditions.

Reserved	RSVDVCC	Dedicated	Tie to V _{CCO_0} .			
	RSVDGND	Dedicated	Do not connect.			
XADC						
V _{CCADC}	XADC supply relative to GNDADC		1.71	1.80	1.89	V
V _{REFP}	Externally supplied reference voltage		1.20	1.25	1.30	V







Title		
Size	Number	Revision
A3		
Date:	8-28-2024	Sheet of
File:	G:\Projects\ZYNQ-PL\SchDoc	Drawn By:

The diagram illustrates the JTAG and FPGA configuration circuit for a ZYNQ device. The top section shows the JTAG interface signals (TDI, TDO, TCK, TMS) connected to the corresponding pins (G6, F6, P9, J6) of the ZYNQ device (U1D). The FPGA_DONE signal is connected to pin R11. The XADC_V_P and XADC_V_N signals are connected to pins K9 and L10. The XADC_VREF signal is connected to pin L9. The XADC_GND signal is connected to pin M10. The bottom section shows the LED1 (red) connected to the FPGA_DONE signal through a 10K resistor, with a 3V3 supply and a 10K resistor to GND.

Title			
Size A3	Number		Revision
Date:	8-28-2024	Sheet of	
File:	G:\Projects\ZYNO\ITAG SubDoc	Drawn By:	





Title		
Size	Number	Revision
A3		
Date:	8-28-2024	Sheet of
File:	G:\Projects\ZYNO-Connectors.SchDoc	Drawn By: