CSIE DIC Lab 2024

Lab10. Scan Chain Insertion and ATPG Training

Data Preparation

1. Extract LAB data from TA's directory:

% tar xzvf ~dicta/lab10.tar.gz

2. The extracted LAB directory (lab10) contains:

a. RTL/ :RTL source code of design

b. Synthesis/ :Synthesis script and scan chain insertion

c. Netlist/ :Synthesized netlist and test pattern for gate-level simulation

d. TMAX/ : TestMAX working directory for ATPG

Lab Note

The design used in this lab is an image smoothing engine circuit. The following steps will explain how to run scan chain insertion and ATPG. The requirement of this lab is to complete the entire flow and answer the listed questions.

Prepare the design netlist and STIL file

- 3. Change to the directory: **RTL**/
- 4. Run RTL simulation

% neverilog -f run.f

- 5. Change to the directory: Synthesis/
- 6. During the synthesis phase, logic synthesis tool employs scan-type DFFs, such as SDFCNQD1BWP16P90, SDFQD1BWP16P90, SDFQND1BWP16P90, or SDFSYNQD1BWP16P90, to realize circuits. These scan-type DFFs (SDFFs) are subsequently interconnected to form a scan chain, facilitating ease of use for subsequent circuit testing.
- 7. Perform logic synthesis

% ./01 run synthesis

8. Open and read the synthesis script with scan chain insertion and timing/area reports

% gedit SYN_ADFP_RC_DFT.tcl &

% gedit report.area &

% gedit report.timing &

- 9. Change to the directory: Netlist/
- 10. Open and read the generated standard test interface language (STIL) file

% gedit ISE.stil &

11.	In the "Signal Groups" section, what is the signal name for "_si" and "_so" groups?
12	In the "ScanStructures" section, what is the length of the scan chain?
13.	
	signal?
14.	5
	signal should be set to 0.
	% gedit TEST_gate.v &
15.	Run gate-level simulation,
	% ncverilog -f run.f
Tes	stMAX: ATPG STEM Integration
16.	Change to the directory: TMAX /
17.	
	% gedit ATPG_N16_ADFP.tcl & mentation
18.	Execute command 01 to run TestMAX and generate fault coverage report and
	test patterns
	% ./01_run_tmax
19.	Open and read the log file of TestMAX.
	% gedit run.log &
20.	In the "Uncollapsed Stuck Fault Summary Report," what are the total faults?
21.	What is the test coverage?
	How many patterns are generated?
23.	Open and read the generated test patterns in STIL format
	% gedit patterns.stil &
Tes	stMAX: Fault Simulation
24	Before run fault simulation, execute command 02 to convert the test pattern file
	to the Verilog test bench.
	% ./02 stil2verilog
	(test_bench.v and test_bench.dat are generated)
25.	
	% neverilog –f run.f
26.	-
27.	Open <i>ISE_syn.v</i> and search for any buffer cell, for example,
	BUFFD1BWP16P90LVT (instance name: fopt). Find the wire name of port I.

Add one stuck-at-1 (S-A-1) fault to this cell input by replace *ROW1[20]* as *1'b1*: % gedit ISE_syn.v &

BUFFD1BWP16P90LVT fopt(.I (ROW1[20]), .Z (n_3));
to

BUFFD1BWP16P90LVT fopt(.I (1'b1), .Z (n_3));

28. Run Verilog fault simulation again

% neverilog -f run.f

29. How many mismatches are in this simulation?

