



## CLB - Configurable logic block



3



4

## Data Object – Signal, Variable, and Constant

### Where to declare?

- Entity declaration – Signal
- Declarative section of an architecture – Signal, Constant
- Process – Variable, Constant

### How to declare?

**signal/variable/constant** *name* : *data\_type* [*:= initial\_value*];

### Examples:

**signal** *status* : *std\_logic* := '0';

**variable** *data* : *std\_logic\_vector* (31 downto 0);

**constant** *yes* : *Boolean* := *True*;

```
entity nand2 is
port (A, B: in bit;
      C : out bit);
end entity nand2;

architecture dataflow of
nand2 is
signal S: bit;
begin
    S <= A and B;
    C <= not S;
end architecture dataflow;
```

5

EE332 Digital System Design, by Yu Yajun -- 2019

Operator	Description	Data type of a	Data type of b	Data type of result
<i>a</i> ** <i>b</i>	exponentiation	integer		
<b>abs</b> <i>a</i>	absolute value	integer		
<b>not</b> <i>a</i>	negation	boolean, bit, bit_vector		
<i>a</i> * <i>b</i> , <i>a</i> / <i>b</i> , <i>a mod b</i> , <i>a rem b</i>	multiplication, division, modulo, remainder	integer		
+ <i>a</i> , - <i>a</i>	identity, negation	integer		integer
<i>a</i> + <i>b</i> , <i>a</i> - <i>b</i> <i>a</i> & <i>b</i>	addition, subtraction, concatenation	integer		
		1D array, element		
<i>a sll b</i> , <i>a srl b</i> , <i>a sla b</i> , <i>a sra b</i> , <i>a rol b</i> , <i>a ror b</i>	shift-left (right) logical, shift-left (right) arithmetic, rotate left (right)	bit_vector	integer	bit_vector
<i>a</i> = <i>b</i> , <i>a</i> /= <i>b</i> , <i>a</i> < <i>b</i> , <i>a</i> <= <i>b</i> , <i>a</i> > <i>b</i> , <i>a</i> >= <i>b</i>		any	same as a	boolean
		scalar or 1D array	same as a	boolean
<i>a</i> and <i>b</i> , <i>a</i> or <i>b</i> , <i>a</i> xor <i>b</i> , <i>a</i> nand <i>b</i> , <i>a</i> nor <i>b</i> , <i>a</i> xnor <i>b</i>		boolean, bit, bit_vector	same as a	same as a

## CSA example: Half\_adder

```
library IEEE;
use IEEE.std_logic_1164.all;
entity half_adder is
    port (x, y : in std_logic;
          sum, carry : out std_logic);
end entity half_adder;
```



```
architecture concurrent_behavior of half_adder
is
```

```
begin
```

```
    sum <= ( x xor y ) after 5 ns;
```

```
    carry <= ( x and y ) after 5 ns;
```


```
end architecture concurrent_behavior;
```



EE332 Digital System Design, by Yu Yajun – 2019

7


## process



EE332 Digital System Design, by Yu Yajun – 2019

8

## 4-to-1, 8-bit multiplexor



architecture con\_arch of mux4 is begin

```
Z <= In0 when S = "00" else
      In1 when S = "01" else
      In2 when S = "10" else
      In3;
```

end architecture con\_arch1;

architecture sel\_arch of mux4 is begin

```
with S select
  Z <= In0 when "00",
      In1 when "01",
      In2 when "10",
      In3 when others;
```

end architecture sel\_behavioral;

```
library IEEE;
use IEEE.std_logic_1164.all;

entity mux4 is
  port (In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
        S : in std_logic_vector (1 downto 0);
        Z : out std_logic_vector (7 downto 0) );
end entity mux4;
```

architecture if\_arch of mux4 is begin

```
Process (In0, In1, In2, In3, S)
begin
```

```
  if (S = "00") then Z <= In0;
  elsif (S = "01") then
    Z <= In1;
  elsif (S = "10") then
    Z <= In2; else Z <= In3;
  end if;
```

```
end process;
```

end architecture if\_arch;

EE332 Digital System Design, by Yr Yajun – 2019

architecture case\_arch of mux4 is begin

```
process(In0, In1, In2, In3, S)
```


```
begin case S is
```

```
  when "00" => Z <= In0;
  when "01" => Z <= In1;
  when "10" => Z <= In2;
  when others =>
    Z <= In3;
```

```
end case;
```

```
end process;
```

end architecture case\_arch;



```
library IEEE;
use IEEE.std_logic_1164.all;

entity pr_encoder is
  port (S : in std_logic_vector (3 downto 0);
        Z : out std_logic_vector (1 downto 0) );
end entity pr_encoder;
```

architecture con\_behavioral of pr\_encoder is begin

```
Z <= "11" when S(3) = '1' else
      "10" when S(2) = '1' else
      "01" when S(1) = '1' else
      "00" when S(0) = '1' else
      "00";
```

end architecture con\_behavioral;

architecture sel\_arch of pr\_encoder is begin

```
begin
```

```
with S select
```

```
Z <= "11" when "1000" | "1001" |
      "1010" | "1011" | "1100" |
      "1101" | "1110" | "1111",
      "10" when "0100" | "0101" |
      "0110" | "0111",
      "01" when "0010" | "0011",
      "00" when others;
```

end architecture behavioral;

architecture if\_arch of pr\_encoder is begin

```
process(S)
```

```
begin
```

```
  if (S(3) = '1') then
```

```
    Z <= "11";
```

```
  elsif (S(2) = '1') then
```

```
    Z <= "10";
```

```
  elsif (S(1) = '1') then
```

```
    Z <= "01";
```


```
  else Z <= "00";
```

```
  end if;
```


```
end process;
```

end if\_arch;

```
sig <= v_expr_1 when b_expr_1 else
v_expr_2 when b_expr_2 else
v_expr_3 when b_expr_3 else
v_expr_4;
```



```
with slect_expression select
sig <= value_expr_0 when c0,
value_expr_1 when c1,
value_expr_n when others;
```



## Sequential statements



*signal-object* <= expression [after delay-value];

*variable-object* := expression; null;


```
if condition then
    sequential-statements
{ elsif condition then
    sequential-statements }
[ else
    sequential-statements ]
end if;
```

```
case expression is
    when choices =>
        { sequential-statements }
    { when choices =>
        { sequential-statements } }
end case;
```

## Understanding delays



Out1 <= **transport** (Input or '0') after 8 ns;  
Out2 <= **transport** (Input or '0') after 2 ns;



**Example: Signal assignment with process**

```


library IEEE;
use IEEE.std_logic_1164.all;

entity sig_var is
port (x, y, z : in std_logic; res1, res2 : out std_logic);
end entity sig_var;

architecture behavior of sig_var is
signal sig_s1, sig_s2 : std_logic;
begin
    proc1: process (x, y, z) is
        variable var_s1, var_s2 : std_logic;
    begin
        L1: var_s1 := x and y;
        L2: var_s2 := var_s1 xor z;
        L3: res1 <= var_s1 nand var_s2;
    end process proc1;
    proc2: process (x, y, z) is
    begin
        L1: sig_s1 <= x and y;
        L2: sig_s2 <= sig_s1 xor z;
        L3: res2 <= sig_s1 nand sig_s2;
    end process proc2;
end architecture behavior;
    
```

## Modeling Structure

Component declaration: a component instance needs to be bound to an entity




Component instantiation

```

entity NAND2 is
    port (A, B: in bit; C : out bit );
end entity NAND2;

architecture STRUCTURE of NAND2 is
    component AND2 is
        port (L1, L2 : in bit;
              L3      : out bit);
    end component AND2;
    component INV is
        port (L1 : in bit;
              L2: out bit);
    end component INV;
    signal S : BIT;
begin
    A1: AND2 port map (L1 => A, L2 => B, L3 => S);
    A2: INV port map (L1=>S, L2=> C);
end architecture STRUCTURE;
    
```



architecture STRUCTURE of Full\_Adder is

*-- Declare components and intermediate signal here.*

begin


HA1: HALF\_ADDER port map (L1=>A, L2=>B, SUM=>s1, CARRY=>s2);

HA2: HALF\_ADDER port map (L1=>s1, L2=>CIN, SUM=>SUM, CARRY=>s3);

OR1: OR2 port map (L1=>s3, L2=>s2, O=>COUT);

end architecture STRUCTURE;

## Full Adder: Entity and architecture





# Test benches that compute stimulus and expected results

## Begin

tb: process is -- *define a process to apply input stimulus and verify outputs.*

constant PERIOD: time := 20 ns;

constant n : integer := 2;

begin -- *apply every possible input combination*

for i in 0 to 2\*\*n - 1 loop

(x\_tb, y\_tb) <= to\_unsigned(i, n);

wait for PERIOD;

assert ( (sum\_tb = (x\_tb xor y\_tb)) and (carry\_tb = (x\_tb and y\_tb)) )

report "Test failed" severity ERROR;


end loop;

wait;

end process;

UUT: half\_adder port map (x => x\_tb, y => y\_tb, sum => sum\_tb, carry => carry\_tb);

end architecture;



17

EE332 Digital System Design, by Yu Yajun -- 2019

architecture STRUCTURE of Full\_Adder is

component HALF\_ADDER is

port (L1, L2 : in bit; SUM, CARRY : out bit);

end component HALF\_ADDER;

component OR\_GATE is

port (L1, L2 : in bit; O : out bit);

end component OR\_GATE;

for HA1: HALF\_ADDER use entity HALF\_ADDER(BEHAVIOR);

for HA2: HALF\_ADDER use entity HALF\_ADDER(STRUCTURE);

signal N1, N2, N3 : BIT;

begin

OR1: OR2 port map (L1=>N3, L2=>N2, O=>COUT);


HA1: HALF\_ADDER port map (L1=>A, L2=>B, SUM=>N1, CARRY=>N2);

HA2: HALF\_ADDER port map (L1=>N1, L2=>CIN, SUM=>SUM,

CARRY=>N3);

end architecture STRUCTURE;

Configuration specifications



18


EE332 Digital System Design, by Yu Yajun -- 2019

## Operator sharing


when a control signal is 1,  $z \leq a + b$ ;  
Otherwise,  $z \leq a + c$ ;

- One way to reduce the overall size of synthesized hardware is to identify the resources that can be used by different operations. This is known as *resource sharing*.

```
sel <= c1 xor c2;
z <= a + b when sel='1' else
  a + c;
```



```
sel <= c1 xor c2;
d <= b when sel='1' else
  c;
z <= a + d;
```



19

EE332 Digital System Design, by Yu Yajun – 2019

**begin**

```
au <= a;
bv0 <= (others => b(0));
bv1 <= (others => b(1));
bv2 <= (others => b(2));
bv3 <= (others => b(3));
bv4 <= (others => b(4));
p0 <= "00000" & (bv0 and au);
p1 <= "0000" & (bv1 and au) & '0';
p2 <= "000" & (bv2 and au) & "00";
p3 <= "00" & (bv3 and au) & "000";
p4 <= '0' & (bv4 and au) & "0000";
prod <= ((p0+p1)+(p2+p3))+p4;
y <= prod;
```

**end architecture** comb1\_arch;

### Array aggregate:

a VHDL construct to assign a value to an object of array data type.


same {

```
v <= "1011";
v <= ('1', '0', '1', '1');
v <= (3=>'1', 2=>'0', 1=>'1', 0=>'1');
v <= (3|1|0=>'1', 2=>'0');
v <= (2=>'0', others=>'1');
v <= (others=>'0');
```

					$a_4$ $b_4$	$a_3$ $b_3$	$a_2$ $b_2$	$a_1$ $b_1$	$a_0$ $b_0$	
x	<hr/>									
					$a_4b_0$	$a_3b_0$	$a_2b_0$	$a_1b_0$	$a_0b_0$	
				$a_4b_1$	$a_3b_1$	$a_2b_1$	$a_1b_1$	$a_0b_1$		
		$a_4b_2$	$a_3b_2$	$a_2b_2$	$a_1b_2$	$a_0b_2$				
	$a_4b_3$	$a_3b_3$	$a_2b_3$	$a_1b_3$	$a_0b_3$					
+	$a_4b_4$	$a_3b_4$	$a_2b_4$	$a_1b_4$	$a_0b_4$					
	<hr/>									
	$y_9$	$y_8$	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$

20

EE332 Digital System Design, by Yu Yajun – 2019



A synchronous section  
with asynchronous  
inputs

+

A combinational section

if (async\_sig = '1') then

q\_reg <= '0';  
-- active high asynchronous reset


elsif (CLK's event AND CLK='1') then

q\_reg <= q\_next;  
-- CLK is the clock input to reg Q


end if;

q\_next <= expression;  
-- other combinational logics.

## State transition diagrams



A Moore machine



A Mealy machine


## -- Moore machine

```
entity MOORE is
port (Clk, RST, I : in std_logic;
      O : out std_logic);
end entity MOORE;

architecture two_seg_arch of MOORE is
type state_type is (ST0, ST1, ST2, ST3);
signal State, Next_State : state_type;
begin
  clk_proc: process (CLK, RST) is
  begin
    if (RST = '1') then
      State <= ST0;
    elsif (Clk'event and Clk = '1') then
      State <= Next_State;
    end if;
  end process clk_proc;
  comb_proc: process (State, I) is
  begin
```

```
    case State is
      when ST0 =>
        O <= '0';
        if (I = '0') then Next_State <= ST0;
        else Next_State <= ST1;
        end if;
      when ST1 =>
        O <= '0';
        if (I = '0') then Next_State <= ST0;
        else Next_State <= ST2;
        end if;
      when ST2 =>
        O <= '1';
        if (I = '0') then Next_State <= ST3;
        else Next_State <= ST2;
        end if;
      when ST3 =>
        O <= '1';
        if (I = '0') then Next_State <= ST3;
        else Next_State <= ST0;
        end if;
    end case;
  end process comb_proc;
end architecture two_seg_arch;
```

## ASM Chart Block



# FSMD Design Procedure

## Step 1: Defining the input and output signals

## Step 2: Converting the algorithm to an ASM chart

## Step 3: Constructing the FSMD


- 3.1 List all possible RT operations in the ASM chart.
- 3.2 Group RT operations according to their destination registers.
- 3.3 Derive the circuit for each group RT operation.
- 3.4 Add the necessary circuits to generate the status signals.

## Step 4: VHDL descriptions of FSMD

## Parameterized Design: Generic

```
library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
    generic (WIDTH: natural); -- generic declaration
    port( a: in std_logic_vector(WIDTH-1 downto 0);
          y: out std_logic);
end entity reduced_xor;

architecture loop_linear_arch of reduced_xor is
    signal tmp: std_logic_vector(WIDTH-1 downto 0);
begin
    process (a, tmp) is
    begin
        tmp(0) <= a(0); -- boundary bit
        for i in 1 to (WIDTH-1) loop
            tmp(i) <= a(i) xor tmp(i-1);
        end loop;
    end process;
    y <= tmp(WIDTH-1);
end architecture loop_linear_arch;
```



```
library ieee; use ieee.std_logic_1164.all;
entity generic_demo is
    port( a1: in std_logic_vector(3 downto 0);
          a2: in std_logic_vector(7 downto 0);
          y1, y2: out std_logic);
end entity generic_demo;

architecture arch of generic_demo is
    component reduced_xor is
        generic (WIDTH: natural); -- generic declaration
        port(a: in std_logic_vector(WIDTH-1 downto 0);
              y: out std_logic);
    end component reduced_xor;
begin
    four_bit: reduced_xor
        generic map (WIDTH => 4)
        port map (a => a1, y => y1);
    eight_bit: reduced_xor
        generic map (WIDTH => 8)
        port map (a => a2, y => y2);
end architecture arch;
```

# Parameterized Design: Array Attribute

```
library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
    port( a: in std_logic_vector;
          y: out std_logic);
end entity reduced_xor;
architecture loop_linear_arch of reduced_xor is
    signal tmp: std_logic_vector(a'length-1 downto 0);
begin
    process (a, tmp) is
    begin
        tmp(0) <= a(0);
        for i in 1 to (a'length-1) loop
            tmp(i) <= a(i) xor tmp(i-1);
        end loop;
    end process;
    y <= tmp(a'length-1);
end architecture loop_linear_arch;
```

```
library ieee; use ieee.std_logic_1164.all;
entity generic_demo is
    port( a1: in std_logic_vector(3 downto 0);
          a2: in std_logic_vector(7 downto 0);
          y1, y2: out std_logic);
end entity generic_demo;
architecture arch of generic_demo is
    component reduced_xor is
        port(a: in std_logic_vector;
              y: out std_logic);
    end component reduced_xor;
begin
    four_bit: reduced_xor
        port map (a => a1, y => y1);
    eight_bit: reduced_xor
        port map (a => a1, y => y1);
end architecture arch;
```

# Generate Statement

```
library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
    generic (WIDTH: natural); -- generic declaration
    port( a: in std_logic_vector(WIDTH-1 downto 0);
          y: out std_logic);
end entity reduced_xor;
architecture generate_arch of reduced_xor is
    signal tmp: std_logic_vector(WIDTH-1 downto 0);
begin
    tmp(0) <= a(0);
    xor_gen:
        for i in 1 to (WIDTH-1) generate
            tmp(i) <= a(i) xor tmp(i-1);
        end generate;
    y <= tmp(WIDTH-1);
end architecture generate_arch;
```

```
library ieee; use ieee.std_logic_1164.all;
entity generic_demo is
    port( a1: in std_logic_vector(3 downto 0);
          a2: in std_logic_vector(7 downto 0);
          y1, y2: out std_logic);
end entity generic_demo;
architecture arch of generic_demo is
    component reduced_xor is
        generic (WIDTH: natural); -- generic declaration
        port(a: in std_logic_vector(WIDTH-1 downto 0);
              y: out std_logic);
    end component reduced_xor;
begin
    four_bit: reduced_xor
        generic map (WIDTH => 4)
        port map (a => a1, y => y1);
    eight_bit: reduced_xor
        generic map (WIDTH => 8)
        port map (a => a1, y => y1);
end architecture arch;
```

# Generate Statement

```

library ieee; use ieee.std_logic_1164.all;
entity reduced_xor is
    generic (WIDTH: natural); -- generic declaration
    port( a: in std_logic_vector(WIDTH-1 downto 0);
          y: out std_logic);
end entity reduced_xor;

architecture generate_arch of reduced_xor is
    signal tmp: std_logic_vector(WIDTH-2 downto 1);
begin
    xor_gen: for i in 1 to (WIDTH-1) generate
        left_gen: if i = 1 generate -- leftmost stage
            tmp(i) <= a(i) xor a(0); end generate;
        middle_gen: if (i>1) and (i<(WIDTH-1)) generate
            tmp(i) <= a(i) xor tmp(i-1); end generate;
        right_gen: if i = (WIDTH-1) generate -- rightmost stage
            y <= a(i) xor tmp(i-1); end generate;
    end generate;
end architecture generate_arch;
    
```


EE332 Digital System Design, by Yu Yajun -- 2019

```



library ieee; use ieee.std_logic_1164.all;
entity generic_demo is
    port( a1: in std_logic_vector(3 downto 0);
          a2: in std_logic_vector(7 downto 0);
          y1, y2: out std_logic);
end entity generic_demo;

architecture arch of generic_demo is
    component reduced_xor is
        generic (WIDTH: natural); -- generic declaration
        port(a: in std_logic_vector(WIDTH-1 downto 0);
              y: out std_logic);
    end component reduced_xor;
begin
    four_bit: reduced_xor
        generic map (WIDTH => 4)
        port map (a => a1, y => y1);
    eight_bit: reduced_xor
        generic map (WIDTH => 8)
        port map (a => a2, y => y2);
end architecture arch;
    
```

29




## An Example of non-pipelined laundry and pipelined laundry





EE332 Digital System Design, by Yu Yajun -- 2019

30


0001





## An Example of non-pipelined laundry and pipelined laundry



0010




## An Example of non-pipelined laundry and pipelined laundry








0011





## An Example of non-pipelined laundry and pipelined laundry




0100





## An Example of non-pipelined laundry and pipelined laundry



0101



## An Example of non-pipelined laundry and pipelined laundry



EE332 Digital System Design, by Yu Yajun -- 2019


35

**Non-pipelined:**


Delay:  
Throughput:

$$T_{\text{comb}} = T_1 + T_2 + T_3 + T_4$$

$$1/T_{\text{comb}}$$



Original combinational circuit



Pipelined circuit

Assume  $T_{\text{max}} = \max(T_1, T_2, T_3, T_4)$ ;  $T_c = T_{\text{max}} + T_r$ ;

**Pipelined:**

Ideally, for an  $N$ -stage circuit,  $T_{\text{max}} = T_{\text{comb}}/N$ , and  $T_r = 0$ ;

Delay:  $T_{\text{pipe}} = NT_c = T_{\text{max}} = T_{\text{comb}}$   
Throughput:  $1/T_c = 1/T_{\text{max}} = N/T_{\text{comb}}$

EE332 Digital System Design, by Yu Yajun -- 2019


36

### 9.3 Adding pipeline to a combinational circuit

- The candidate circuits for effective pipeline design should include the following characteristics:
  - There is enough input data to feed the pipeline circuit.
  - The throughput is the main performance criterion.
  - The combinational circuit can be divided into stages with similar propagation delay.
  - The propagation delay of a stage is much longer than the delay incurred due to the register.

## Example: Simple pipelined adder-based multiplier

					$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	
					$b_4$	$b_3$	$b_2$	$b_1$	$b_0$	
x										
					$a_4b_0$	$a_3b_0$	$a_2b_0$	$a_1b_0$	$a_0b_0$	
				$a_4b_1$	$a_3b_1$	$a_2b_1$	$a_1b_1$	$a_0b_1$		
			$a_4b_2$	$a_3b_2$	$a_2b_2$	$a_1b_2$	$a_0b_2$			
		$a_4b_3$	$a_3b_3$	$a_2b_3$	$a_1b_3$	$a_0b_3$				
+		$a_4b_4$	$a_3b_4$	$a_2b_4$	$a_1b_4$	$a_0b_4$				
	$y_9$	$y_8$	$y_7$	$y_6$	$y_5$	$y_4$	$y_3$	$y_2$	$y_1$	$y_0$



- **Function Declaration:** (in the declaration part of a package)  
**function** rising\_edge (clock: std\_logic) **return** boolean;
- **Function definition** (in the declaration part of an architecture or the body of a package)

```
function rising_edge(signal clock: in std_logic) return boolean is
    variable edge : boolean :=FALSE;
begin
    edge := (clock='1' and clock'event);
    return (edge);
end function rising_edge;
```

- **Call function** (in an architecture)

```
rising_edge (enable);           -- positional association
rising_edge (clock => enable);  -- name association
```

## An example of a package declaration and its body

```
use WORK.SYNTH_PACK.all;

package PROGRAM_PACK is
    constant PROP_DELAY : TIME;
    function ISZERO(A: MVL) return boolean;
end package PROGRAM_PACK;

package body PROGRAM_PACK is
    constant PROP_DELAY : TIME := 15ns;
    function ISZERO(A: MVL) return boolean is
    begin
        if (A='0') return TRUE;
        else return FALSE;
        end if;
    end function ISZERO;
end package body PROGRAM_PACK;
```

Package declaration

package body name: must be the same as of its corresponding package declaration.


Package body

# Computation complexity


- How fast an algorithm can run (or how good an algorithm is)? – time complexity
  - “Interferences” in measuring execution time: types of CPU, speed of CPU, compiler etc.
- Described by Big-O notation
  - The complexity is in the order of functions such as  $1, \log_2 n, n, n \log_2 n, n^2, n^3, 2^n$ , etc.
  - Algorithm with  $O(2^n)$  is an intractable problem.
  - Frequently tractable algorithm for sub-optimal solution exists
- Many problem encountered in synthesis is intractable
  - Good VHDL code provides a good starting point for the local search

# Synthesis Guidelines


- Be aware of the theoretical limitation of synthesis software
- Be aware of hardware complexity of different VHDL operators
- Isolate tri-state buffers from other logic and code them in a separate segment
- Unless there is a compelling reason, use a multiplexer instead of an internal tri-state bus
- Avoid using the ‘-’ value of the std\_logic data type as an input value
- In RT-level description, there is no effective way to eliminate glitches from a combinational circuit. We should deal with the glitches rather than attempting to derive a glitch-free combinational circuit.
- Do not use delay-sensitive design in RT-level description.



- Setup time violation and maximal clock rate



- Hold time violation



## Poor design practice and remedy

- **Misuse of asynchronous reset**
  - Glitches in output
  - Glitches in asynchronous reset signal
  - Difficulties in timing analysis
  - **load “0000” synchronously**
- **Misuse of gated clock**
  - Gated clock width can be narrow
  - Gated clock may pass glitches of ‘en’
  - Difficult to design the clock distribution network
  - **use a synchronous enable**
- **Misuse of derived clock**
  - Multiple clock distribution network
  - Difficulties in timing analysis
  - **use a synchronous one-clock enable pulse**

## Course Learning Outcome

1. I have an ability to use the hardware description language VHDL and the development environment Vivado to document, to simulate and to synthesize digital systems.
2. I have an ability to design a digital circuit to realize specified combinational and sequential functions.
3. I have an ability to evaluate and tradeoff the performance and cost of the designs.
4. I have an ability to design and implement digital system to solve reasonably complex practical problems.
5. I have an ability to communicate effectively with peer students and professors.
6. I have an ability to function effectively on a team to collaboratively establish goals, plan tasks, and meet objectives.