
Chapter 6: Modeling at the RT Level

 A register transfer level (RTL) design consists of a set of registers connected by combinational logic.



EE332 Digital System Design, by Yu Yajun -- 2019

177

6.1 Combinational circuit

- A combinational circuit, by definition, is a circuit whose output, after the initial transient period, is a function of current input.
- It has no internal state and therefore is "memoryless" about the past event (or past inputs).

```
signal A, B, Cin, Cout : bit;
...
process (A, B, Cin) is
begin
   Cout <= (A and B) or ((A xor B) and Cin);
end;</pre>
```

To describe a combinational circuit


- The variables or signals in the process must not have initial values.
- A signal or a variable must be assigned a value before being referenced.
- The arithmetic operators (such as +, -, *, etc), relational operators (such as <, >, =, etc), and logic operators (such as and, or, not, etc) can be used in an expression.


EE332 Digital System Design, by Yu Yajun -- 2019

179

when a control signal is 1, $z \le a + b$; Operator sharing Otherwise, $z \le a + c$;

 One way to reduce the overall size of synthesized hardware is to identify the resources that can be used by different operations. This is know as resource sharing.






- Performing resource sharing normally introduces some overhead and may penalize performance.
 - In the above examples, assume T_{adder} , T_{mux} , $T_{boolean}$,
 - For the circuit not sharing the adders:

$$T = \max (T_{adder}, T_{boolean}) + T_{mux}$$

• For the circuit sharing the adders:

$$T = T_{adder} + T_{boolean} + T_{mux}$$



EE332 Digital System Design, by Yu Yajun -- 2019

181

Shaping the circuit

 Using VHDL code, it is possible to outline the general shape of the circuit.


Reduced-xor circuit

$$y = a_7 \oplus a_6 \oplus a_5 \oplus a_4 \oplus a_3 \oplus a_2 \oplus a_1 \oplus a_0$$

signal a: std_logic_vector (7 downto 0);
signal y: std_logic;

y <= a(7) xor a(6) xor a(5) xor a(4) xor a(3) xor a(2) xor a(1) xor a(0);


$y \le ((((((((a_7 \oplus a_6) \oplus a_5) \oplus a_4) \oplus a_3) \oplus a_2) \oplus a_1) \oplus a_0);$



EE332 Digital System Design, by Yu Yajun -- 2019

183

$$y \le ((a_7 \oplus a_6) \oplus (a_5 \oplus a_4)) \oplus ((a_3 \oplus a_2) \oplus (a_1 \oplus a_0));$$



Example: Combinational adder-based multiplier

EE332 Digital System Design, by Yu Yajun -- 2019


185

The algorithm includes three tasks:

Multiply the digits of the multiplier (b4, b3, b2, b1 and b0) by the multiplicand A = (a4, a3, a2, a1, a0) one at a time to obtain b4*A, b3*A, b2*A, b1*A and b0*A.

bi * A =
$$(a4 \cdot bi, a3 \cdot bi, a2 \cdot bi, a1 \cdot bi, a0 \cdot bi)$$

- Shift bi * A to left by i position.
- Add the shifted bi * A terms to obtain the final product.



Initial description of an adder-based multiplier

```
\mathbf{a}_0
                                                                                           b_2
                                                                                                      b_0
                                                                                 b_{\lambda}
                                                                                      b_3
library IEEE;
                                                                                a_4b_0 \ a_3b_0 \ a_2b_0 \ a_1b_0
use ieee.std logic 1164.all;
                                                                           a_4b_1 \ a_3b_1 \ a_2b_1 \ a_1b_1 \ a_0b_1
use ieee.std logic arith.all;
                                                                      a_4b_2 \ a_3b_2 \ a_2b_2 \ a_1b_2 \ a_0b_2
                                                                a_4b_3 \ a_3b_3 \ a_2b_3 \ a_1b_3 \ a_0b_3
use ieee.std logic unsigned.all;
                                                           a_4b_4 \ a_3b_4 \ a_2b_4 \ a_1b_4 \ a_0b_4
                                                       y<sub>9</sub>
                                                            y<sub>8</sub>
                                                                 y<sub>7</sub>
                                                                       y<sub>6</sub>
                                                                            y<sub>5</sub>
                                                                                 y_4
                                                                                      y_3
                                                                                           y_2
                                                                                                y_1
                                                                                                      y_0
entity mult5 is
port (a, b : in std logic vector(4 downto 0);
        y: out std logic vector(9 downto 0));
end entity mult5;
architecture comb1 arch of mult5 is
constant WIDTH: integer := 5;
signal au, bv0, bv1, bv2, bv3, bv4: std logic vector(WIDTH-1 downto 0);
signal p0, p1, p2, p3, p4, prod: std logic vector(2*WIDTH-1 downto 0);
```

```
EE332 Digital System Design, by Yu Yajun -- 2019
```

187

```
Array aggregate:
                                              a VHDL construct to assign a value
                                              to an object of array data type.
begin
                                              v <= "1011";
    au <= a:
                                              v <= ('1', '0', '1', '1');
    bv0 \le (others => b(0)):
                                              v <= (3=>'1', 2=>'0', 1=>'1', 0=>'1');
                                     same
    bv1 \le (others => b(1));
                                              v \le (3|1|0=>'1', 2=>'0');
    bv2 \le (others => b(2)):
                                              v \le (2=>'0', others=>'1');
    bv3 \le (others => b(3));
                                              v \le (others = >'0');
    bv4 \le (others => b(4));
    p0 \le "00000" \& (bv0 and au);
    p1 <= "0000" & (bv1 and au) & '0';
    p2 <= "000" & (bv2 and au) & "00";
    p3 <= "00" & (bv3 and au) & "000";
    p4 <= '0' & (bv4 and au) & "0000";
    prod \le ((p0+p1)+(p2+p3))+p4;
                                                                           b_3
                                                                                b_2
                                                                                    b_1
                                                                                         b_0
    y \le prod;
                                                                      a_4b_0 \ a_3b_0 \ a_2b_0 \ a_1b_0 \ a_0b_0
end architecture comb1 arch;
                                                                  a_4b_1 \ a_3b_1 \ a_2b_1 \ a_1b_1 \ a_0b_1
                                                             a_4b_2 \ a_3b_2 \ a_2b_2 \ a_1b_2 \ a_0b_2
                                                         a_4b_3 \ a_3b_3 \ a_2b_3 \ a_1b_3
                                                                 a_1b_4 a_0b_4
                                                                       y_4
                                                                           y_3
                                                                                y_2
                                                                                         y_0
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                        188
```

```
X
                                                a_4b_0 a_3b_0 a_2b_0 a_1b_0 a_0b_0
                                       pp0_5 pp0_4 pp0_3 pp0_2 pp0_1 pp0_0 partial product pp0
                              + a_4b_1 a_3b_1 a_2b_1 a_1b_1 a_0b_1
                             pp1<sub>5</sub> pp1<sub>4</sub> pp1<sub>3</sub> pp1<sub>2</sub> pp1<sub>1</sub> pp1<sub>0</sub>
                                                                                            partial product pp1
                      + a_4b_2 a_3b_2 a_2b_2 a_1b_2 a_0b_2
                     pp2<sub>5</sub> pp2<sub>4</sub> pp2<sub>3</sub> pp2<sub>2</sub> pp2<sub>1</sub> pp2<sub>0</sub>
                                                                                            partial product pp2
                a_4b_3 \ a_3b_3 \ a_2b_3 \ a_1b_3 \ a_0b_3
             pp3<sub>5</sub> pp3<sub>4</sub> pp3<sub>3</sub> pp3<sub>2</sub> pp3<sub>1</sub> pp3<sub>0</sub>
                                                                                            partial product pp3
        a_4b_4 \ a_3b_4 \ a_2b_4 \ a_1b_4 \ a_0b_4
    \mathsf{pp4}_5 \ \mathsf{pp4}_4 \ \mathsf{pp4}_3 \ \mathsf{pp4}_2 \ \mathsf{pp4}_1 \ \mathsf{pp4}_0
                                                                                            partial product pp4
     y_9 y_8 y_7 y_6 y_5 y_4 y_3 y_2 y_1 y_0
```

EE332 Digital System Design, by Yu Yajun -- 2019

189

More efficient description of an adder-based multiplier

```
a<sub>0</sub> multiplicand
                                                                                                                  b<sub>0</sub> multiplier
                                                                                        a_4b_0 \ a_3b_0 \ a_2b_0 \ a_1b_0 \ a_0b_0
                                                                                  pp0_5 pp0_4 pp0_3 pp0_2 pp0_1 pp0_0 partial product pp0
                                                                                  a_4b_1 \ a_3b_1 \ a_2b_1 \ a_1b_1 \ a_0b_1
begin
                                                                            pp1<sub>5</sub> pp1<sub>4</sub> pp1<sub>3</sub> pp1<sub>2</sub> pp1<sub>1</sub> pp1<sub>0</sub>
                                                                                                                      partial product pp1
                                                                             a_4b_2 \ a_3b_2 \ a_2b_2 \ a_1b_2 \ a_0b_2
       au <= a;
                                                                      pp2<sub>5</sub> pp2<sub>4</sub> pp2<sub>3</sub> pp2<sub>2</sub> pp2<sub>1</sub> pp2<sub>0</sub>
                                                                                                                      partial product pp2
       bv0 \le (others => b(0));
                                                                       a_4b_3 \ a_3b_3 \ a_2b_3 \ a_1b_3 \ a_0b_3
       bv1 \le (others => b(1));
                                                                pp3<sub>5</sub> pp3<sub>4</sub> pp3<sub>3</sub> pp3<sub>2</sub> pp3<sub>1</sub> pp3<sub>0</sub>
                                                                                                                      partial product pp3
                                                                a_4b_4 \ a_3b_4 \ a_2b_4 \ a_1b_4 \ a_0b_4
       bv2 \le (others => b(2)):
                                                          pp4<sub>5</sub> pp4<sub>4</sub> pp4<sub>3</sub> pp4<sub>2</sub> pp4<sub>1</sub> pp4<sub>0</sub>
                                                                                                                      partial product pp4
       bv3 \le (others => b(3));
                                                                                               y_3 y_2 y_1 y_0
       bv4 \le (others => b(4)):
       pp0 <= '0' & (bv0 and au);
       pp1 \le ('0' \& pp0(WIDTH downto 1)) + ('0' \& (bv1 and au));
       pp2 \le (0' \& pp1(WIDTH downto 1)) + (0' \& (bv2 and au));
       pp3 \le (0' \& pp2(WIDTH downto 1)) + (0' \& (bv3 and au));
       pp4 \le ('0' \& pp3(WIDTH downto 1)) + ('0' \& (bv4 and au));
       prod \le pp4 \& pp3(0) \& pp2(0) \& pp1(0) \& pp0(0);
       y \le prod;
end architecture comb2 arch;
```

EE332 Digital System Design, by Yu Yajun -- 2019


191

6.2 Sequential circuit

- A sequential circuit is a circuit that has an internal state, or memory.
- Its output is a function of current input as well as the internal state. Thus the output is affected by current input values as well as past input values.
- A synchronous sequential circuit, in which all memory elements are controlled by a global synchronizing signal, greatly simplifies the design process and is the most important design methodology.
- Flip-flops and latches are two commonly used one-bit memory devices.

6.2.1 Latch

A latch is a level-sensitive memory device.



EE332 Digital System Design, by Yu Yajun -- 2019

193


- In general, latches are synthesized from incompletely specified conditional expressions in a combinational description.
- Latch inferences occur normally with if statements or case statements.
- To avoid having a latch inferred, assign a value to the signal under all conditions.

```
signal S, d, q: bit
.....
process (S, d) is
begin
  if (S='1') then q <= d;
  else q <= '0';
  end if;
end process;</pre>
```

asynchronous reset or preset

 An asynchronous reset (or preset) will change the output of a latch to 0 (or 1) immediately.

```
signal S, RST, d, q: bit
.....
process (S, RST, d) is
begin
   if (RST = '1') then
        q <= '0';
   elsif (S='1') then
        q <= d;
   end if;
end process;</pre>
```



EE332 Digital System Design, by Yu Yajun -- 2019

195

6.2.2 Flip-Flops (f/f)

- A flip-flop is an edge-triggered memory device.
- To detect the rising edge (or falling edge), or the event occurred for a signal, we can make use of the attribute of a signal.

```
signal CLK : bit;
.....

CLK'event true if CLK changes its value.


CLK'event and CLK = '1' true for the CLK rising edge

CLK'event and CLK = '0' true for the CLK falling edge
```

 The event attribute on a signal is the most commonly used edge-detecting mechanism. It operates on a signal and returns a Boolean value. The result is true if the signal shows a change in value.

An example of a simple flip-flop

 An edge triggered flip-flop will be generated from a VHDL description if a signal assignment is executed on the rising (or falling) edge of another signal.




```
entity dff is
port (d, CLK: in bit; q: out bit);
end entity dff;
architecture behavior of dff is
begin
process (CLK) is
begin
if (CLK'event and CLK='1') then
q <= d;
end if;
end process;
end architecture behavior;
```

EE332 Digital System Design, by Yu Yajun -- 2019

197

Synchronous sets and resets

 Synchronous inputs set (preset) or reset (clear) the output of flip-flops when they are asserted. The assignment will only take effect while the clock edge is active.




```
signal CLK, d, q, S_RST: bit;
.....
process (CLK) is
begin
  if (CLK'event and CLK='1') then
    if (S_RST = '1') then
        q <= '0';
    else
        q <= d;
    end if;
  end process;</pre>
```

Asynchronous sets and resets

 Asynchronous inputs set (preset) or reset (clear) the output of flip-flops whenever they are asserted independent of the clock.

```
signal CLK , A_RST, d, q: bit;
.....
process (CLK, A_RST) is
begin
  if (A_RST = '1') then
        q <= '0';
  elsif (CLK'event and CLK='1') then
        q <= d;
  end if;
end process;</pre>
```



EE332 Digital System Design, by Yu Yajun -- 2019


199

A f/f with more than one asynchronous input

```
signal CLK, RST, PRST, EN: bit;
                                                       q_next
                                                                 q_reg
signal d, q: bit;
architecture two seg of dff en is
                                                         D
signal q_reg, q_next : bit;
                                         EN
                                                             f/f
begin
process (CLK, PRST, RST) is
                                        CLK
begin
   if (PRST = '1') then
                                     RESET
                                    PRESET
        q reg <= '1';
   elsif (RST = '1') then
        q req \le '0';
   elsif (CLK'event and CLK='1') then
        q reg <= q next;
   end if:
                                 q next <= d when EN = '1' else
end process;
                                            q reg;
                                 q <= q_reg;
                                 end architecture two seg;
```

6.2.3 VHDL templates for sequential circuits

- An RTL circuit can be described in two segments:
 - A synchronous section updates the register information at the rising edge of the clock.
 - q_reg <= q_next;
 - A combinational section describes combinational logics, for example, update q next;



EE332 Digital System Design, by Yu Yajun -- 2019


q_reg q_next if (CLK'event AND CLK='1') then Q q_reg <= q_next;</pre> f/f -- CLK is the clock input to reg q **CLK** end if: RESET **PRESET** if (async sig = '1') then q reg <= '0'; A synchronous section -- active high asynchronous reset elsif (CLK's event AND CLK='1') then or $q_reg \le q_next;$ A synchronous section. -- CLK is the clock input to reg Q with asynchronous inputs end if: q_next <= expression;</pre> A combinational section -- other combinational logics.

201

An example

entity PULSER is

```
process (CLK) is
begin
   if (CLK'event and CLK='1') then
        q1_reg <= q1_next;
        q2_reg <= q2_next;
   end if;
end process;
   q1_next <= PB;
   q2_next <= q1_reg;
   PB_pulse <= (not q1_reg) nor q2_reg;
end architecture BHV;</pre>
```



EE332 Digital System Design, by Yu Yajun -- 2019

203


6.2.4 Registers

-- 4-bit simple register

```
signal CLK , ASYNC : bit;
singal Din, Dout :
   bit_vector (3 down to 0);
```

begin
 if (ASYNC = '1') then
 Dout <= "1100";
 elsif (CLK'event and CLK='1') then
 Dout <= Din;
 end if;
end process;</pre>

process (CLK, ASYNC) is




-- 4-bit serial-in and serial-out shift register

```
signal CLK ,d, q : bit;
    architecture two seg of shift register is
    signal r reg, r next: bit vector (3 downto 0);
    begin
    process (CLK) is
    begin
       if (CLK'event and CLK='1') then
                                                r next \leq d & r reg(3 downto 1);
             r reg <= r next;
                                                q \le r \operatorname{reg}(0);
       end if:
                                                end architecture two seg;
    end process;
                                                            r_next(1)
                  r_reg(2)
             r next(2)
                                                                r_reg(1)
                                                                           r next(0)
    r_reg(3)
                                                                                r_reg(0)
r next(3)
                                                                                 q
                   Q
                              D
                                     Q
            D
                                 f/f
                                                D
                                                        Q
                                                                  D
               f/f
                                                    f/f
                                                                      f/f
CLK
 EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                   205
```

6.2.5 Synchronous counter

```
-- 4-bit synchronous counter
library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity counter is
port (CLK, RESET: in std_logic;
    load, Count, UpDown: in std_logic;
    DataIn: in std_logic_vector(3 downto 0);
    DataOut: out std_logic_vector(3 downto 0));
end entity counter;
architecture two-seg of counter is
signal Reg, Reg Next: std_logic_vector (3 downto 0);
```



Conceptual Diagram


EE332 Digital System Design, by Yu Yajun -- 2019

207

```
begin
                                                 DataIn
process (CLK, RESET) is
begin
                                                         Reg_next
                                                                        DataOut
if RESET = '1' then
                                                     0
   Reg <="0000";
                                                                 RST
elsif CLK'event and CLK='1' then
                                      UpDown
                                              Count
                                                     load
   Reg <= Reg Next;
                                CLK
end if;
                               Reset -
end process;
-- next-state logic
Reg_next <= DataIn when load = '1' else
    (Reg+1) when (Count='1' and UpDown = '1') else
    (Reg-1) when (Count='1' and UpDown ='0') else
    Reg;
-- Output logic
DataOut <= Reg;
end architecture two-seg;
```

Decimal counter

- A decimal counter circulates the patterns in binary-coded decimal (BCD) format.
- The BCD code use 4 bits to represent a decimal number.



EE332 Digital System Design, by Yu Yajun -- 2019

209

Three-digit decimal counter using conditional concurrent statements

```
"0000"
                                                              di-next
 -- register
 process (CLK, RESET) is
                                                                     de
 begin
 if RESET = '1' then
    d1 reg <="0000":
                                               " 0 000"
    d10 req <="0000";
                                                             denext
                                                                        0
    d100 reg <="0000";
                                                                     do
 elsif CLK'event and CLK='1' then
    d1 \text{ reg} \leq d1 \text{ next}
    d10 reg <= d10 next;
    d100_reg <= d100 next;
 end if:
                                               " 0 000"
                                                               next
 end process;
                                                                     dies
 -- next-state logic
 d1 next <= "0000" when d1 reg = 9 else d1 reg+1;
 d10 next <= "0000" when (d1 reg = 9 and d10 reg = 9) else
               d10 reg+1 when d1 reg = 9 else d10 reg;
 d100 next <= "0000" when (d1 reg=9 and d10 reg=9 and d100 reg=9) else
               d100 reg+1 when (d1 reg=9 and d10 reg=9) else d100 reg;
 -- Output logic
 d1 <= d1 reg; d10 <= d10 reg; d100 <= d100 reg;
 end architecture concurrent arch;
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                 211
```


Three-digit decimal counter using a nested if statement


```
architecture if arch of decimal ounter is
   signal d1 reg, d10 reg, d100 reg; std logic vector (3 downto 0);
  signal d1 next, d10 next, d100 next: std logic vector (3 downto 0);
begin
process (CLK, RESET) is
begin
if RESET = '1' then
  d1 reg <="0000":
  d10 reg <="0000";
  d100 reg <="0000";
elsif CLK'event and CLK='1' then
  d1 req <= d1 next;
  d10 reg <= d10 next;
  d100 reg <= d100 next;
end if:
end process:
```

```
-- next-state logic
   process (d1_reg, d10_reg, d100_reg)
                                                       "0000"
                                                                        di-next
   beain
                                                                                 de
        d10 next <= d10 reg;
        d100 next <= d100 reg;
        if d1 reg \neq 9 then
            d1 \text{ next} = d1 \text{ reg+1};
                                                        "0000".
                                                                        denext
        else -- reach 9
            d1 next = "0000";
                                                                                 do
            if d10 \text{ reg} = 9 \text{ then}
                   d10 \text{ next} \le d10 \text{ reg} + 1;
            else -- reach 99
                   d10 next <= "0000";
                                                        " 0 000" -
                   if d100 \text{ reg} = 9 \text{ then}
                                                                          next
                                                                              D
                       d100 \text{ next} \le d100 \text{ reg} + 1;
                                                                                 dies
                   else -- reach 999
                       d100 next <= "0000";
                   end if;
            end if;
        end if;
   end process;
   -- Output logic
   d1 <= d1 reg; d10 <= d10 reg; d100 <= d100 reg;
   end architecture if arch;
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                               213
```

6.3 Netlist of RTL components

 A data path usually consists of a netlist of RTL components such as function units, multiplexers, comparators, registers, etc.





6.4 Test benches for sequential system

- All synchronous system require a system clock signal.
- A reset signal is required. The reset signal is asserted at power on to place the sequential system in its initial state.

6.4.1 Generating a system clock

• 50% duty cycle clock

```
clock_gen: process
constant period : time := 100 ns;
begin
  clk <= '0';
  wait for period/2;
  clk <= '1';
  wait for period/2;
end process;</pre>
```

EE332 Digital System Design, by Yu Yajun -- 2019

217

6.4.2 Generating the system reset

- The reset signal typically
 - starts in its asserted state at power on,
 - remains in that state for a specified period of time, then
 - changes to its unasserted state, and
 - remains there for as long as power continues to be applied to the system.

- The duration of the assertion of the reset signal is specified as
 - either a fixed time

```
reset <= '1', '0' after 160 ns;
```

 or some multiple of the clock's period and is synchronized to the system clock

```
reset process: process
begin
  reset <= '1';
  for i in 1 to 2 loop
     wait until clk = '1';
  end loop;
  reset <= '0':
  wait:
end process;
```

EE332 Digital System Design, by Yu Yajun -- 2019

219

6.4.3 Synchronizing stimulus generation and -- register


```
monitoring
```

```
process (CLK, RESET) is
                                                                             begin
monitor: process
                                                                            if RESET = '1' then
                                                                               d1 reg <="0000";
    constant n : integer := 1000;
                                                                               d10_reg <="0000";
    variable number: integer range 0 to 999:=0;
                                                                               d100 reg <="0000";
                                                                             elsif CLK'event and CLK='1' then
begin
                                                                               d1 req <= d1 next;
                                                                               d10 reg <= d10 next;
    wait until reset <= '0';
                                                                               d100 reg <= d100 next;
    wait for 1 ns;
                                                                             end if:
                                                                             end process;
    for i in 0 to n loop
       number := to integer(unsigned(d100))*100+to integer(unsigned(d10))*10
                        + to integer(unsigned(d1));
       assert number = i mod n
       report "count of " & integer'image(i mod n) & " failed"
       severity error;
                                      -- next-state logic
       wait until clk = '1';
                                      d1 next <= "0000" when d1 reg = 9 else d1 reg+1;
       wait for 1 ns;
                                      d10_next <= "0000" when (d1_reg = 9 and d10_reg = 9) else
                                                         d10 \text{ reg+1} when d1 \text{ reg} = 9 else d10 \text{ reg};
    end loop;
                                      {\tt d100\_next} \mathrel{<=} {\tt ``0000"} \ \textbf{when} \ ({\tt d1\_reg=9} \ \textbf{and} \ {\tt d100\_reg=9}) \ \textbf{else}
                                                         d100 reg+1 when (d1 reg=9 and d10 reg=9) else d100 reg;
    wait;
                                      -- Output logic
end process;
```

end architecture concurrent arch;

d1 <= d1 reg; d10 <= d10 reg; d100 <= d100 reg;

Waveforms of clk and reset




EE332 Digital System Design, by Yu Yajun -- 2019

221

```
use ieee.numeric_std.all;
signal x : std_logic_vector(3 downto 0); -- vector with element std_logic
signal y : unsigned(3 downto 0); -- vector with element std_logic
signal z : integer range 0 to 15;
conversion between std_logic_vector, signed, unsigned
x <= y; -- illegal assignment, type conflict
y <= x; -- illegal assignment, type conflict
x <= std_logic_vector(y); -- legal assignment
y <= unsigned(x); -- legal assignment
conversion between signed, unsigned, integer
z <= to_integer(y); -- legal assignment
z <= to_integer(unsigned(x)); -- legal assignment
y <= to_unsigned(z, 4); -- legal assignment
x <= std_logic_vector(to_unsigned(z, 4)); -- legal assignment</pre>
```


Chapter 7: Modeling at the FSMD Level

 A digital design is conceptually divided into two parts – a controller and a datapath.




- A sequential circuit which is implemented in a fixed number of possible states is called a finite state machine (FSM).
- It contains five elements:
 - symbolic state
 - input signal
 - output signal
 - present state

- Two types of FSM:
 - Moore machines
 - Mealy machines



7.1 Moore machine


 In the Moore modal of sequential circuits, the outputs are the functions of the present state only.



EE332 Digital System Design, by Yu Yajun -- 2019

225


A state transition diagram of a Moore machine




```
-- Moore machine
                                          case State is
                                            when ST0 =>
entity MOORE is
                                              O <= '0' :
port (Clk, RST, I: in std logic;
                                              if ( I ='0') then Next State <= ST0;</pre>
     O: out std logic);
                                              else
                                                            Next State <= ST1;
end entity MOORE;
                                              end if:
architecture two_seg_arch of MOORE is when ST1 =>
type state_type is (ST0, ST1, ST2, ST3);
                                              O <= '0' :
signal State, Next State: state type;
                                             if ( I = '0' ) then Next state <= ST0;</pre>
begin
                                              else
                                                              Next State <= ST2;
 clk proc: process (CLK, RST) is
                                              end if:
 begin
                                            when ST2 =>
      if (RST = '1') then
                                              O <= '1';
         State <= ST0:
                                              if ( I ='0') then Next State <= ST3;
     elsif (Clk'event and Clk = '1') then
                                                            Next State <= ST2;
                                              else
         State <= Next State:
                                              end if;
     end if;
                                            when ST3 =>
                                              O <= '1';
 end process clk proc;
 comb proc: process (State, I) is
                                             if ( I = '0' ) then Next state <= ST3;</pre>
                                                              Next State <= ST0;
 begin
                                              end if:
                                          end case; end process comb proc;
                                          end architecture two seg arch;
 EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                  227
```

7.2 Mealy machine

 In the Mealy modal, the outputs are the functions of both the present state and current inputs.



A state transition diagram of a Mealy machine



EE332 Digital System Design, by Yu Yajun -- 2019

229

outputs

State register

clock

Combinational

logic for next

state and outputs

-- two segments coding style

```
Inputs:
library IEEE;
use IEEE.STD_LOGIC_1164.all
entity MEALY is
port (Clk, RST, I: in std logic;
     O: out std logic);
end entity MEALY;
architecture two seg arch of MEALY is
type state type is (ST0, ST1, ST2, ST3, ST4);
signal State, Next_State : state_type;
begin
 clk proc: process (CLK, RST) is
 begin
      if (RST = '1') then
        State <= ST0;
     elsif (Clk'event and Clk = '1') then
        State <= Next State;
     end if;
 end process clk_proc;
```

```
comb proc: process (State, I) is
                                    when ST2 =>
begin
                                       if ( I ='0') then O <= '0'; Next State <= ST0;
case State is
                                       else O <= '0'; Next State <= ST3;
 when ST0 =>
                                       end if;
    if ( I ='0') then
                                    when ST3 =>
        O <= '0';
                                       if ( I = '0') then O <= '0'; Next State <= ST3;
        Next State <= ST1;
                                       else O <= '1'; Next State <= ST4;
    else
                                       end if:
        O <= '1':
                                    when ST4 =>
        Next State <= ST0;
                                       if ( I ='0') then O <= '1'; Next State <= ST2;
    end if;
                                       else O <= '0'; Next State <= ST0;
 when ST1 =>
                                       end if:
    if ( | ='0') then
                                   end case:
        O <= '0';
                                   end process comb proc;
        Next State <= ST1;
                                   end architecture two seg arch;
    else
        O <= '0';
        Next State <= ST2;
    end if;
```

EE332 Digital System Design, by Yu Yajun -- 2019

231

7.3 An FSM with a datapath (FSMD)


- A traditional FSM
 - cannot represent storage elements (register) except the state registers.
 - works well for a design with a few to several hundred states.
- An FSM with a datapath (FSMD) is an extension of a traditional FSM.
 - storage and signals can be declared.
 - Within a state expression, comparison, arithmetic or logic operations on these signals can be performed.

Algorithm state machine (ASM) chart

- The behavior of a FSMD can be represented as a flowchart-like description – algorithm state machine (ASM) chart.
- ASM chart is constructed from ASM blocks;
- An ASM block consists of three basic elements:
 - the state box
 - the decision box
 - the conditional output box.

EE332 Digital System Design, by Yu Yajun -- 2019


233



Example:

find the greatest common divisor of two eight-bit numbers xi and yi


```
x = xi;
y= yi;
St1: If x=y then
ou=x;
Else {
if x> y then
x = x-y;
Else y= y-x;
Go to st1;
}
```




EE332 Digital System Design, by Yu Yajun -- 2019

235


-- GCD calculator





Example:

find the greatest common divisor of two eight-bit numbers xi and yi




Rules to Construct ASM Chart:


- For a given input combination, there is one unique exit path from the current AMS block.
- The exit path of an ASM block must always lead to a state box. The state box can be the state box of the current ASM block or a state box of another ASM block.

EE332 Digital System Design, by Yu Yajun -- 2019

239

Common errors in ASM Chart Construction





Example: FSMD design of a repetitive-addition multiplier

 Consider a multiplier with a_in and b_in, and with output r_out. The repetitive-addition algorithm can be formalized in the following pseudo-code:

```
if (a_in =0 or b_in =0) then{
    r = 0;}
    else{
        a = a_in; n = b_in; r = 0;
    op:     r = r + a;
        n = n - 1;
        if (n = 0) then {goto stop;}
        else {goto op;}
    }
stop:    r_out = r;
```


EE332 Digital System Design, by Yu Yajun -- 2019

241

Step 1: Defining the input and output signals

- Input signals:
 - a_in and b_in: input operands. 8-bit signals with std_logic_vector data type and interpreted as unsigned integers
 - start: command. The multiplier starts operation when the start signal is activated.
 - clk: system clock;
 - reset: asynchronous reset signal for system initialization.
- Output signals
 - r_out: the product. 16-bit signals.
 - ready: external status signal. It is asserted when the multiplication circuit is idle and ready to accept new inputs.

Step 2: Converting the algorithm to an ASM chart



EE332 Digital System Design, by Yu Yajun -- 2019

243

Step 3: Constructing the FSMD

- Basic data path can be constructed as follows:
 - 1. List all possible RT operations in the ASM chart.
 - 2. Group RT operations according to their destination registers.
 - 3. Derive the circuit for each group RT operation.
 - 4. Add the necessary circuits to generate the status signals.
- 3.1 The circuit require 3 registers, to store signals r, n, and a respectively.

3.2. The RT operations:

- RT operation with the r register:
 - r <- r (in the idle state)
 - r <- 0 (in the load and ab0 state)
 - r <- r + a (in the op state)
- RT operation with the n register:
 - n <- n (in the idle state)
 - n <- b_in (in the load and ab0 state)
 - n <− n − 1 (in the op state)
- RT operation with the a register:
 - a <- a (in the idle and op state)
 - a <- a_in (in the load and ab0 state)

EE332 Digital System Design, by Yu Yajun -- 2019

245

 $n \leftarrow b$ in

a <- a_in

n < -n-1

n = 0

ready <= 1

start=


a_in = 0 or b_in = 0

n <- b_in a <- a_in

r < -0


yes

3.3 the conceptual diagram of the circuit associated with the r register



- RT operation with the r register:
 - r <- r (in the idle state)
 - r <- 0 (in the load and ab0 state)
 - r <- r + a (in the op state)





EE332 Digital System L reset ----

Step 4: VHDL descriptions of FSMD

```
library IEEE;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std_logic_unsigned.all;
entity seq mult is
port (CLK, RESET, start: in std logic;
    a in, b in: in std logic vector(7 downto 0);
    ready: out std logic;
    r: out std_logic_vector(15 downto 0));
end entity seq mult;
architecture seg arch of seg mult is
constant WIDTH: integer:=8;
type state_type is (idle, ab0, load, op);
signal state reg, state next : state type;
signal a reg, a next, n reg, n next : std logic vector (WIDTH-1 downto 0);
signal r_reg, r_next : std_logic_vector (2*WIDTH-1 downto 0);
```

begin

```
-- state and data registers


process (CLK, RESET) is

begin

if RESET = '1' then

    state_reg <= idle;
    a_reg <= "00000000";
    n_reg <= "00000000";
    r_reg <= x" 0000";

elsif CLK'event and CLK='1' then
    state_reg <= state_next;
    a_reg <= a_next;
    n_reg <= n_next;
    r_reg <= r_next;
end if;
end process;
```



EE332 Digital System Design, by Yu Yajun -- 2019

249

```
-- combinational circuit
                                                                  idle
process (start, state_reg, a_reg, n_reg,
                                                                      ready <= 1
  r reg, a in, b in) is
begin
     -- default value
                                                                           yes
     a next <= a reg;
     n next <= n reg;
                                                              yes
                                                                       a in = 0
                                                                      or \overline{b}_in = 0
     r_next <= r_reg;
     ready <= '0';
                                                    ab0
                                                                                      n <- b_in
     case state reg is
                                                         n \leftarrow b_i
                                                         a <- a_in
                                                                                      a < -a in
        when idle =>
                                                          r < -0
                                                                                       r < -0
            if start = '1' then
               if (a in = "00000000" or
                   b in = "0000000") then
                                                                                      r < -r + a
                                                                                      n <- n-1
                   state next <= ab0;
               else
                                                                                 yes
                   state next <= load;
               end if:
           else
               state next <= idle;
           end if;
           ready <= '1';
```


no


```
when ab0 =>
                                                                    idle
            a next <= a in;
                                                                        ready <= 1
            n next <= b in;
            r = x"0000";
            state next <= idle;
         when load =>
                                                                             yes
            a next <= a in;
                                                                         a in = 0
            n next <= b in;
                                                                        or b_{in} = 0
            r \text{ next} \le x"0000":
                                                      ab0
                                                                                  load
            state next <= op;
                                                           n <- b_in
                                                                                        n <- b_in
                                                           a <- a_in
                                                                                        a <- a_in
         when op =>
                                                            r < -\overline{0}
                                                                                         r < -0
            n \text{ next} \leq n \text{ reg} - 1;
            r next <= ("00000000" & a reg)
                                                                                        r < -r + a
                        + r reg;
                                                                                        n < -n-1
            if (n reg = "00000001") then
                state_next <= idle;
            else
                state next <= op;
            end if:
        end case;
     end process;
     r \le r \text{ reg};
end architecture seg_arch;
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                               251
```

Resource sharing via FSMD example of repetitive-addition multiplier

- Many RT operations perform the same or similar function.
- Some function unit can be shared as long as these operations are scheduled in different states.
- the 16-bit adder and 8-bit decrementor are shared in the following example.







sharing on a repetitive-addition multiplier

```
architecture sharing_arch of seq_mult is
constant WIDTH: integer :=8;
type state_type is (idle, ab0, load, op1, op2);
signal state_reg, state_next: state_type;
signal a_reg, a_next, n_reg, n_next: std_logic_vector (WIDTH-1 downto 0);
signal r_reg, r_next: std_logic_vector (2*WIDTH-1 downto 0);
signal adder_scr1, adder_scr2: std_logic_vector (2*WIDTH-1 downto 0);
signal adder_out: std_logic_vector (2*WIDTH-1 downto 0);
```

EE332 Digital System Design, by Yu Yajun -- 2019

255

begin

```
-- state and data registers

process (CLK, RESET) is


begin

if RESET = '1' then

state_reg <= idle;
a_reg <= "00000000";
n_reg <= "00000000";
r_reg <= x" 0000";


elsif CLK'event and CLK='1' then

state_reg <= state_next;
a_reg <= a_next;
n_reg <= a_next;
r_reg <= a_next;
end if;
end process;
```



```
-- next-state, logic/output logic and data path routing
process (start, state_reg, a_reg, n_reg, r_reg, a_in, b_in, adder_out) is
begin
     -- default value
                                                                 idle
     a next <= a reg;
                                                                     ready <= 1
     n next <= n reg;
     r next <= r reg;
                                                                      start=
     ready <= '0';
                                                                          yes
     case state_reg is
                                                              yes
                                                                      a in = 0
        when idle =>
                                                                     or b_{in} = 0
            if start = '1' then
                                                    ab0
                                                                                load
               if (a in = "00000000" or
                                                        n \leftarrow b_{in}
                                                                                     n <- b_in
                  b in = "00000000") then
                                                        a <- a_in
                                                                                     a <- a in
                                                          r < -0
                                                                                      r < -0
                   state next <= ab0;
               else
                   state next <= load;
                                                                                     r < -r+a
               end if;
           else
               state next <= idle;
                                                                                     n < -n-1
           end if;
           ready <= '1';
 EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                              257
```

```
when ab0 =>
      a next <= a in;
      n next <= b in;
                                                                                       n rea
      r next \leq x"0000";
                                               b_in
      state next <= idle;
   when load =>
      a next <= a in;
                                                0
      n_next <= b_in;
      r next \leq x"0000";
      state_next <= op1;
   when op1 =>
                                                                 adder_out
                                                      F adder_src2
      r next <= adder out;
                                               1...111
      state next <= op2;
                                               =op1
   when op2 =>
      n next = adder out (WIDTH -1 downto 0);
                                                             state reg
      if (n reg = "00000001") then
         state next <= idle;
      else
         state next <= op1;
      end if;
  end case;
end process;
```



259

Chapter 8: Parameterized Design

- Goal: Design reuse
 - Ideally, we want to design some common modules that can be shared by many applications.
 - Since every application is different, it is desirable that a module can be customized to some degree to meet the specific need of an application.
 - Customization is normally specified by explicit or implicit parameters

Types of Parameters

Width Parameters

- The widths of data signals normally can be modified to meet different requirement.
- The width parameters of a parameterized design specify the sizes (i.e., number of bits) of the relevant data signal.

Feature Parameters

- Specify the structure or organization of a design.
- Defined on an ad hoc basis.
- To include or exclude certain functionalities (i.e., features) from implementation or to select one particular version of the implementation

EE332 Digital System Design, by Yu Yajun -- 2019

261

8.1 Generics

- The generic construct of VHDL is a mechanism to pass information into an entity and a component.
 - They are first declared in entity and component declaration and later assigned a value during component instantiation

```
entity para_binary_counter is

generic (WIDTH: natural);

port (
clk, reset: in std_logic;
q: out std_logic_vector(WIDTH-1 downto 0)
);
end entity para_binary_counter;
```

- After the declaration, the generic can be used in the associated architecture bodies.
- A generic cannot be modified inside the architecture body and thus functions like a constant
 - It is sometimes referred to as a generic constant.

```
EE332 Digital System Design, by Yu Yajun -- 2019
```

```
263
```


```
architecture arch of para_binary_counter is
    signal reg, reg_next : std_logic_vector (WIDTH-1
        downto 0);
begin
    process (clk, reset) is
    begin
        if reset = '1' then
            reg <= (others =>'0');
        elsif clk'event and clk='1' then
            reg <= reg next;
        end if;
    end process;
-- next-state logic
    reg next <= reg + 1;
    q <= std logic vector(reg);</pre>
end architecture arch:
```

- To use the parameterized free-running binary counter in a hierarchical design, a similar component declaration should be included in the architecture declaration.
- The generic can then be assigned a value in the generic mapping section when a component instance is instantiated.
- Example of the use of generics

```
library ieee;
use ieee.std_logic_1164.all;
entity generic_demo is
    port(
        clk, reset: in std_logic;
        q_4: out std_logic_vector(3 downto 0);
        q_12: out std_logic_vector(11 downto 0)
    );
end entity generic_demo;
```

```
architecture arch of generic demo is
    component para binary counter is
        generic (WIDTH: natural);
       port (
            clk, reset: in std logic;
            q: out std logic vector(WIDTH-1 downto 0)
       );
    end component para binary counter;
begin
    four bit: para binary_counter
       generic map (WIDTH => 4)
        port map (clk => clk, reset => reset, q => q 4);
    twelve bit: para binary count
        generic map (WIDTH => 12)
       port map (clk \Rightarrow clk, reset \Rightarrow reset, q \Rightarrow q + 12);
end architecture arch:
```

Example: Reduced-xor circuit



 $tmp(i) \le tmp(i-1) xor a(i)$

EE332 Digital System Design, by Yu Yajun -- 2019

```
Parameterized
                         library ieee; use ieee.std logic 1164.all;
                         entity reduced xor is
  reduced-xor
                             generic (WIDTH: natural); -- generic declaration
  circuit using a
                             port(
  generic
                                 a: in std logic vector(WIDTH-1 downto 0);
                                 y: out std logic
                         end entity reduced xor;
                         architecture loop linear arch of reduced xor is
                             signal tmp: std_logic_vector(WIDTH-1 downto 0);
                         begin
tmp(0)
                             process (a, tmp) is
a(0) ک
a(1)
                             begin
          <u>tmp(2)</u>
a(2)
                                 tmp(0) \le a(0); -- boundary bit
a(3)
a(4)
                                 for i in 1 to (WIDTH-1) loop
                                                                      Slide 280
a(5)
a(6)
                                      tmp(i) \le a(i) xor tmp(i-1);
a(7)
                                 end loop;
                             end process;
                             y \le tmp(WIDTH-1);
      Slide 293
                         end architecture loop linear arch;
```

8.2 Array attribute

- A VHDL attribute provides information about a named item, such as a data type or a signal.
- We have used the 'event attribute, as in clk'event, express the changing edge of the clk signal.
- A set of attributes is associated with an object of an array data type. Let s be a signal with an array data type.
 - s'left, s'right: the left and right bounds of the index range of s.
 - s'low, s'high: the lower and upper bounds of the index range of s.
 - s'length: the length of the index range of s.
 - s'range: the index range of s.
 - s'reverse_range: the reversed index range of s.

EE332 Digital System Design, by Yu Yajun -- 2019

269

 The attributes can be applied to the signal defined with std_logic_vector, unsigned and signed:

```
signal s1: std_logic_vector (31 downto 0);
signal s2: std_logic_vector (8 to 15);
```

The attributes of s1 are

```
s1'left = 31; s1'right = 0;
s1'low = 0; s1'high =31;
s1'length = 32;
s1'range = 31 downto 0
s1'reverse_range = 0 to 31
```

The attributes of s2 are

```
Parameterized
                       architecture loop linear arch of reduced xor is
                           signal tmp: std logic vector(a'length-1 downto 0);
 reduced-xor
                       begin
 circuit using
                           process (a, tmp) is
 an attribute
                           begin
library ieee;
                               tmp(0) \le a(0);
use ieee std logic 1164.all;
                               for i in 1 to (a'length-1) loop
entity reduced xor is
                                    tmp(i) \le a(i) xor tmp(i-1);
  generic(W: natual);
  port(a: in std_logic_vector(W-1 downto 0);
                           end process;
       y: out std logic
                           y \le tmp(a'length-1);
end entity reduced_xor; end architecture loop_linear arch;
```

- The range of the for loop can also be expressed as:
 - for i in a'low+1 to a'high loop
 - for i in a'right+1 to a'left loop
- · The last signal assignment
 - y <= tmp (tmp'left);</p>

271

8.3 Unconstrained Array

- Unconstrained array is defined as an array type with specified data type of the index value, but without specified exact bounds of the index value.
- Example:

```
type std_logic_vector is array (natural range <>) of
std_logic
```

- Similarly, we have unsigned and signed data types.
- If an object is declared with an unconstrained array data type, we must specify its index range when the data type is used, as 15 downto 0 in

```
signal x: std logic vector(15 downto 0);
```

- A special case: the unconstrained array can be declared without specifying the range in port declaration.
- Example:

```
library ieee; use ieee.std logic 1164.all;
entity unconstrain dff is
    port( clk: std logic;
         d: in std logic vector;
                                   -- the actual range is inferred
         q: out std_logic_vector -- when an instance of
                                     -- unconstrain dff is instantiated.
    );
end entity unconstrain dff;
architecture arch of unconstrain dff is
begin
    process (clk) is
    begin
       if (clk'event and clk='1') then q <= d; end if;
    end process:
end architecture arch;
```

273

 The ranges of the actual signals become the ranges of d and q signals. Example: the dff16 instance is instantiated as a 16-bit register

```
signal din, qout: std_logic_vector(15 downto 0);
signal clk: std_logic;
...
dff16: unconstrain_dff
    port map( clk => clk, d => din, q => qout);
```

• Since no range is specified for d and q, the boundaries of the two signal will not be check in the analysis stage.

```
Parameterized library ieee; use ieee.std logic 1164.all;
                   entity unconstrain reduced xor is
reduced-xor
                       port(
circuit using
                          a: in std logic vector;
an
                          y: out std logic
unconstrained
                   end entity unconstrain reduced xor;
array
                   architecture arch of unconstrain reduced xor is
                       constant WIDTH: natural := a'length;
The code
                       signal tmp: std logic vector(WIDTH-1 downto 0);
appears to
                   begin
                       process (a, tmp) is
be correct at
                       begin
first glance
                          tmp(0) \le a(0);
                          for i in 1 to (WIDTH-1) loop
                              tmp(i) \le a(i) xor tmp(i-1);
                          end loop;
                       end process;
                       y \le tmp(WIDTH-1);
                   end architecture arch:
```

 If we map the a signal to an actual signal with the type of std_logic_vector of 8 bits during component instantiation, we may have a to be:

```
std_logic_vector(7 downto 0);
std_logic_vector(0 to 7);
std_logic_vector(15 downto 8);
std_logic_vector(8 to 15);
```

The code does not work properly for the last two formats.

EE332 Digital System Design, by Yu Yajun -- 2019

Improved parameterized reduced-xor circuit using an unconstrained array

```
architecture better_arch of unconstrain_reduced_xor is
    constant WIDTH: natural := a'length;
    signal tmp: std_logic_vector(WIDTH-1 downto 0);
    signal aa: std_logic_vector(WIDTH-1 downto 0);

begin
    aa <= a;
    process (aa, tmp) is
    begin
        tmp(0) <= aa(0);
        for i in 1 to (WIDTH-1) loop
            tmp(i) <= aa(i) xor tmp(i-1);
        end loop;
    end process;
    y <= tmp(WIDTH-1);
end architecture better_arch;</pre>
```

EE332 Digital System Design, by Yu Yajun -- 2019

277

8.3 Comparison

- The unconstrained array mechanism uses attributes to infer the relevant information from the actual signal.
 - More general and flexible than the generic mechanism, but also
 - More opportunities for errors.
 - Requires comprehensive error-checking code
- Generic mechanism is preferred, unless a module is extremely general and widely used.
 - More rigid
 - It clearly specifies the range, direction and width of each signal and avoids many subtle erroneous conditions.

8.4 Generate Statement

- The generate statements are concurrent statements with embedded internal concurrent statement, which can be interpreted as a circuit part.
- Two types of generated statements:
 - for generate statement: used to create a circuit by replicating the hardware part
 - conditional or if generate statement: used to specify whether or not to create an optional hardware part.

EE332 Digital System Design, by Yu Yajun -- 2019

279

8.4.1 For Generate Statement

- Many digital circuits can be implemented as a repetitive composition of basic building blocks, exhibiting a regular structure, such as a one-dimensional cascading chain, a tree-shaped connection or a two-dimensional mesh.
- For generate statement syntax

```
gen_label: -- mandatory to identify to this -- particular generate statement
```


for loop_index in loop_range generate
 concurrent statements;
 -- describe a stage of the iterative circuit
end generate;

 The loop_range has to be static. It is normally specified by the width parameters.

Slide 268

Example: Binary decoder


- A binary n-to- 2^n decoder is circuit that asserts one of the 2^n possible output signal according to an n bit input signal.
- One way to view the binary decoder is to treat each bit of the decoded output as the result of a constant comparator.



EE332 Digital System Design, by Yu Yajun -- 2019

```
Parameterized library ieee;
binary
                  use ieee.std logic 1164.all;
decoder using use ieee.numeric_std.all;
a for generate entity bin decoder is
                      generic(WIDTH: natural);
statement
                      port(
                         a: in std logic vector(WIDTH-1 downto 0);
                         code: out std logic vector(2**WIDTH-1 downto 0)
                  end bin decoder;
                  architecture gen arch of bin decoder is
                  begin
                      comp gen:
                      for i in 0 to (2**WIDTH-1) generate
                         code(i) <= '1' when i = to integer(unsigned(a)) else
                                   '0';
                      end generate;
   Slide 293
                  end architecture gen arch;
```

Example: Reduced-xor circuit



```
Parameterized
                     architecture gen linear arch of reduced xor is
 reduced-xor
                         signal tmp: std logic vector(WIDTH-1 downto 0);
 circuit using a
                     begin
for generate
                         tmp(0) \le a(0);
                         xor gen:
 statement
                             for i in 1 to (WIDTH-1) generate
                                  tmp(i) \le a(i) xor tmp(i-1);
                             end generate;
                          y \le tmp(WIDTH-1);
                     end architecture gen linear arch;
        -stage 1
  tmp(0)
             stage 2
a(0)
a(1)
             tmp(2)
a(2)
                  tmp(3)
a(3)
                       tmp(4)
a(4)
a(5)
                                                          Slide 293
a(6)
a(7)
```

 In an iterative structure, the boundary stages interface to the external input and output signals, and sometimes their connections are different from the regular blocks.

8.4.2 Conditional Generate Statement

- The conditional generate statement is used to specify an optional circuit that can be included or excluded in the final implementation.
- Conditional generate statement syntax

```
gen_label: -- mandatory
if boolean_exp generate -- boolean_exp must be static
    concurrent statements;
end generate;
```

- There is no else branch in conditional generate statement.
- If we want to include one of the two possible circuits in an implementation, we must use two separate if generate statements.

EE332 Digital System Design, by Yu Yajun -- 2019

285

Reduced-xor circuit revisited

- One common use of the conditional generate statement is to describe the "irregular" stages in a for generate statement.
- For example, two statements

```
tmp(0) \le a(0);y \le tmp(WIDTH-1);
```

are used to rename the input and output signals in the for generate statement examples.


 To eliminate these statements, we can use conditional generate statements inside the for generate statement.

```
Parameterized
                        architecture gen if arch of reduced xor is
  reduced-xor
                             signal tmp: std logic vector(WIDTH-2 downto 1);
  circuit with a
                        begin
  conditional
                             xor gen:
                             for i in 1 to (WIDTH-1) generate
  generate
                                 -- leftmost stage
  statement
                                 left gen: if i = 1 generate
tmp(0) \le a(0);
                                      tmp(i) \le a(i) xor a(0);
xor_gen:
   for i in 1 to (WIDTH-1) generate
                                 end generate;
      tmp(i) \le a(i) xor tmp(i-1);
                                 -- middle stage
   end generate;
 y \le tmp(WIDTH-1);
                                 middle gen: if (i>1) and (i<(WIDTH -1)) generate
tmp(0)
                                      tmp(i) \le a(i) xor tmp(i-1);
a(0) =
                                 end generate;
           tmp(2)
a(2)
                                 -- rightmost stage
a(3)
a(4)
                                 right gen: if i = (WIDTH - 1) generate
a(5)
a(6)
                                     y \le a(i) xor tmp(i-1);
a(7)
                                 end generate;
                             end generate;
                        end architecture gen if arch;
```

287

Example: Up-or-down free-running binary counter

- An up-or-down binary counter is a counter that can be instantiated in a specific mode.
- Note that the "or" here means that only one mode of operation, either counting up or counting down but not both, can be implemented in the final circuit.



 We use the UP generic as the feature parameter to specify the desired mode.

```
Up-or-down
free-running
binary
counter
```

```
library ieee;
                 use ieee.std logic 1164.all;
                 use ieee.numeric std.all;
                 entity up or down counter is
                     generic(WIDTH: natural; UP: natural);
                     port(clk, reset: in std logic;
                         q: out std logic vector(WIDTH-1 downto 0)
                 end up or down counter;
                 architecture arch of up or down counter is
                     signal r reg, r next: unsigned(WIDTH-1 downto 0);
                 begin
                     -- register
                     process (clk, reset)
                     begin
                         if (reset = '1') then
                              r reg <= (others => '0')
                         elsif (clk'event and clk='1') then
                              r reg <= r next;
                         end if;
EE332 Digital System Design, end process
                                                                         289
```

```
-- next-state logic
    inc gen: -- incrementor
    if UP = 1 generate
        r next <= r reg + 1;
    end generate;
    dec gen: -- decrementor
    if UP /= 1 generate
        r \text{ next} \leq r \text{ req} - 1;
    end generate;
    q <= std logic vector(r reg); -- output logic
end architecture arch;
```

```
Up-and-down
free-running
binary
counter
```


```
library ieee;
use ieee.std logic_1164.all;
use ieee.numeric_std.all;
entity up and down counter is
    generic map (WIDTH: natural)
    port map(clk, reset: in std logic; mode: in std logic;
       code: out std logic vector(2**WIDTH-1 downto 0)
end up and down counterr;
```

```
architecture arch of up and down counter is
    signal r reg, r next: unsigned(WIDTH-1 downto 0);
begin
    -- register
    process (clk, reset)
    begin
        if (reset = '1') then
            r reg <= (others => '0')
        elsif (clk'event and clk='1') then
            r reg <= r next;
        end if;
    end process;
    -- next-state logic
    r next <= r reg + 1 when mode ='0' else
              r reg -1;
    -- output logic
    q <= std logic vector(r req);</pre>
end architecture arch;
```

291

Counter with an optional output buffer

- An output buffer can remove glitches from the signal.
- Since the buffer is only needed for certain application, it will be convenient to include the buffer as an optional part of the circuit.



Counter with an optional output buffer

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity op buf counter is
    generic(WIDTH: natural; BUFF: natural);
    port(clk, reset: in std logic;
        pulse: out std logic);
end op buf counterr;
architecture arch of op buf counter is
    signal r reg, r next: unsigned(WIDTH-1 downto 0);
    signal p reg, p next: std logic;
begin
    -- register
    process (clk, reset)
    begin
        if (reset = '1') then r reg <= (others => '0')
        elsif (clk'event and clk='1') then r reg <= r next;
        end if;
    end process;
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
-- next-state logic
    r next <= r reg + 1;
    -- output logic
    p next <= '1' when r reg = 0 else '0';
    buf gen:
    if BUFF = 1 generate
        process (clk, reset)
        begin
            if (reset = '1') then p reg <= '0'
            elsif (clk'event and clk = '1') then p reg <= p next;
            end if:
        end process;
        pulse <= p reg;
    end generate:
    no buf gen: -- without buffer;
                                                          p next
    if BUFF /= 1 generate
        pulse <= p next;
                                             d q
                                                 r reg
    end generate;
end architecture arch;
                            clk-
                           reset
```

8.5 Comparison

- To create a circuit with a selectable feature:
 - use conditional generate statement
 - a full-featured circuit with some input control signal connected to constant values to permanently enable the desired feature
 - use the configuration construct
- Assume we need a 16-bit up counter in a design.

```
count16up: up_or_down_counter
    generic map (WIDTH => 16, UP =>1)
    port map (clk => clk, reset => reset, q=>q);

or count16up: up_and_down_counter
    generic map (WIDTH => 16)
    port map (clk => clk, reset => reset, mode => '1', q=>q);
```

EE332 Digital System Design, by Yu Yajun -- 2019

295

Difference

- The up-or-down counter instance
 - creates a circuit with only the needed features.
 - The selected portion of code is passed to the synthesis stage, i.e., the synthesis software only needs to synthesize the selected portion.
- The up-and-down counter instance
 - creates a circuit that consists of all features and uses an external control signal to selectively enable a portion of the circuit.
 - The entire VHDL code is passed to synthesis stage. The synthesis software eliminates the unused portion through logic optimization.
- In general, use of the feature parameters and conditional generate statement is better than the full-featured approach.

- The selected hardware creation can also be achieved by configuration where multiple architecture bodies are constructed, each containing a specific feature, e.g., architectures up_arch and down_arch of the same entity updown_counter, for counting up and counting down, respectively.
- And the following instantiation can be used to select the counting up circuit.

```
count16up: work.updown_counter(up_arch)
  generic map(WIDTH =>16)
  port map (clk => clk, reset => reset, q => q);
```

```
Up-or-down counter with two architecture bodies
```

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity updown counter is
    generic(WIDTH: natural);
    port(clk, reset: in std logic;
       q: out std logic vector(WIDTH-1 downto 0)
end updown counter;
architecture up arch of updown counter is
    signal r reg, r next: unsigned(WIDTH-1 downto 0);
begin
    -- register
    process (clk, reset)
    begin
       if (reset = '1') then r reg <= (others => '0')
       elsif (clk'event and clk='1') then r reg <= r next;
       end if:
    end process;
```

```
-- next-state logic
                 r next \le r reg + 1;
                 -- output logic
                 q <= std logic vector(r reg);</pre>
            end architecture up arch;
            architecture down arch of updown counter is
                 signal r reg, r next: unsigned(WIDTH-1 downto 0);
            begin
                 -- register
                 process (clk, reset)
                 begin
                     if (reset = '1') then r reg <= (others => '0')
                     elsif (clk'event and clk='1') then r reg <= r next;</pre>
                     end if:
                 end process;
                 -- next-state logic
                 r \text{ next} \leq r \text{ req} - 1;
                 -- output logic
                 q <= std logic vector(r reg);</pre>
            end architecture down arch;
EE332 Digital System Design, by Yu Yajun -- 2019
```

- Conversely, we can merge the logic from several architecture bodies into a single body and use a feature generic and conditional generate conditions to select the desired portion.
- There is no rule about when to use a feature parameter and when to use a configuration construct. In general,
 - code with a feature parameter is more difficult to develop and comprehend, but on the other hand, if we use a separate architecture body for each distinctive feature, the number of architecture bodies will grow exponentially and becomes difficult to manage.
 - when a feature parameter leads to significant modification or addition of the no-feature codes and starts to make the code incomprehensible, it is probably a good idea to use separate architecture bodies and the configuration construct.

8.6 For Loop Statement

 The for loop statement is a sequential statement and is the only sequential loop construct that can be synthesized.

for index in loop_range loop sequential statements;

end loop;

 The basic way to synthesize a for loop statement is to unroll or flatten the loop. Unrolling a loop means to replace the loop structure by explicitly listing all iterations.

EE332 Digital System Design, by Yu Yajun -- 2019

301

Example: Binary decoder

The code is very similar to the for generate version Slide 273

```
architecture loop_arch of bin_decoder is
begin
    process (a)
    begin
    for i in 0 to (2**WIDTH-1) loop
        if i = to_integer(unsigned(a)) then code(i) <= '1';
        else code(i) <= '0';
        end if;
    end loop;
    end process;
end architecture gen_arch;
```

Example: Reduced-xor circuit

• For loop version: Slide 259

For generate version: Slide 275

Example: Priority Encoder

- Recall that a signal can be assigned with multiple times inside process and only the last assignment takes effect.
- A priority encoder is a circuit that returns the binary code of the highest-priority request.
- Assume that the input is an array of r(WIDTH-1 downto 0), and r(WIDTH-1) has the highest priority.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numberic_std.all;
use work.util_pkg.all;
entity prio_encoder is
    generic(WIDTH: natural);
    port(r: in std_logic_vector(WIDTH-1 downto 0);
        bcode: out std_logic_vector(log2c(WIDTH)-1 downto 0);
    valid: out std_logic);
end prio_encoder;
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
architecture loop linear arch of prio encoder is
    constant B: natural := log2c(WIDTH);
    signal tmp: std logic vector(WIDTH-1 downto 0);
begin
    process (r) --binary code
    begin
        bcode <= (others => '0');
        for i in 0 to (WIDTH-1) loop
              if r(i) = '1' then
                 bcode <= std logic vector(to unsigned(i, B));</pre>
        end loop;
    end process;
    process(r, tmp) -- reduced - or circuit
    begin
        tmp(0) \le r(0);
        for i in 1 to (WIDTH - 1) loop
              tmp(i) \le r(i) \text{ or } tmp(i-1);
        end loop;
   end process;
    valid <= tmp (WIDTH-1);
end architecture loop linear arch;
```

8.7 Comparison

- Both the for generate and for loop statements are used to describe replicated structures.
- For generate statement:
 - can only use concurrent statements.
 - start a design with a conceptual diagram of a few stages; the diagram is used to identify the basic building block and connection pattern, and then the code of the loop body is derived.
- For loop statement:
 - can only use sequential statements.
 - the body of the loop statement can be more general and versatile.
 - may lead to unnecessarily complex implementation or even an unsynthesizable description.

EE332 Digital System Design, by Yu Yajun -- 2019

305

Chapter 9: Pipelined Design

- Pipeline is an important technique to increase the performance of a system.
- The basic idea is to overlap the processing of several tasks so that more tasks can be completed in the same amount of time.

9.1 Delay and throughput


- Delay and throughput are the two criteria used to examine the performance of a system
 - Delay: the time required to complete one task.
 - Throughput: the number of tasks that can be completed per unit time.
- Adding pipeline to a combinational circuit can increase the throughput but not reduce the delay.

EE332 Digital System Design, by Yu Yajun -- 2019


307

9.2 Overview on pipelined design

- The pipelining technique can be applied to a task that is processed in stages.
 - An example: Pipelined laundry.
 - A complete laundry includes the stages of washing, drying and folding, for example.



- For non-pipelined process, a new load cannot start until the previous load is completed.
 - It takes 240 minutes to complete the four loads.
 - The delay of processing one load is 60 minutes.
 - The throughput is 1/60 load per minute.



pipelined sequence


- For pipelined process,
 - It takes 120 minutes to complete the four loads.
 - The delay in processing one load **remains** 60 minutes.
 - The throughput increases to 2/60 load per minute.
 - To process k loads, it will take 40+20k minutes.
 - The throughput becomes k/(40+20k) load per minute -> 1/20 load per minute when k is large.

Pipelined combinational circuit

- A combinational circuit can be divided into stages so that the processing of different tasks can be overlapped.
- To ensure that the signals in each stage flow in the correct order and prevent any potential race, registers must be added between successive stages.
- The registers ensures that the signals can be passed to the next stage only at predetermined points.

EE332 Digital System Design, by Yu Yajun -- 2019

311



Assume: propagation delay for each stage: T1, T2, T3 and T4.

$$T_{max} = max(T1, T2, T3, T4);$$

Thus, the minimum clock period has to accommodate the longest delay plus the overhead introduced by the buffer register in each stage:

$$T_c = T_{max} + T_r;$$

The effectiveness of the circuit

- Propagation delay:
 - non-pipelined circuit: $T_{comb} = T1+T2+T3+T4$
 - pipelined circuit: $T_{pipe} = 4T_c = 4T_{max} + 4T_r$
- Throughput:
 - non-pipelined circuit: 1/T_{comb}
 - pipelined circuit: $k/(3T_c+kT_c) \rightarrow 1/T_c$.

EE332 Digital System Design, by Yu Yajun -- 2019

313

Ideally, for an N-stage circuit

- The propagation delay of each stage is identical (i.e., $T_{\text{max}} = T_{\text{comb}}/N$)
- The register overhead (T_r) is comparably small
 - $-T_{pipe} = NT_{c} = NT_{max} = T_{comb}$
 - Throughput: $1/T_c = 1/T_{max} = N/T_{comb}$
- Ideally, it is desirable to have more stages in the pipeline. However, when *N* becomes large,
 - the propagation delay of each stage becomes smaller, but T_r remains the same; its effect cannot be ignored.
 - In reality, it is difficult to keep dividing the original combinational circuit into smaller and smaller stages.

9.3 Adding pipeline to a combinational circuit


- The candidate circuits for effective pipeline design should include the following characteristics:
 - There is enough input data to feed the pipeline circuit.
 - The throughput is the main performance criterion.
 - The combinational circuit can be divided into stages with similar propagation delay.
 - The propagation delay of a stage is much longer than the delay incurred due to the register.

EE332 Digital System Design, by Yu Yajun -- 2019

315

The procedure to convert a combinational circuit to a pipelined design

- Derive the block diagram of the original combinational circuit and arrange it as a cascading chain.
- Identify the major components and estimate the relative propagation delays of these components.
- Divide the chain into stages of similar propagation delays.
- identify the signals that cross the boundary of the chain.
- Insert registers for these signals in the boundary.





```
Non-pipelined multiplier in cascading stages
   library IEEE;
                                                                    RP
   use ieee.std logic 1164.all;
   use ieee.std logic arith.all;
                                                                           b2
   use ieee.std logic unsigned.all;
   entity mult5 is
   port (clk, reset : in std logic;
                                                                   pp2
         a, b: in std logic vector(4 downto 0);
                                                                    BP
         y: out std logic vector(9 downto 0));
   end entity mult5;
   architecture comb arch of mult5 is
   constant WIDTH: integer := 5;
   signal a1, a2, a3, a4 : std logic vector (WIDTH-1 downto 0);
   signal b1, b2, b3, b4 : std logic vector (WIDTH-1 downto 0);
   signal bv0, bv1, bv2, bv3, bv4: std logic vector (WIDTH-1 downto 0);
   signal bp0, bp1, bp2, bp3, bp4: std logic vector (2*WIDTH-1 downto 0);
   signal pp0, pp1, pp2, pp3, pp4: std logic vector (2*WIDTH-1 downto 0);
```

```
begin
    -- stage 0
    bv0 \le (others => b(0));
    bp0 <= "00000" & (bv0 and a);
    pp0 \le bp0;
    a1 <= a;
    b1 \le b;
    -- stage 1
    bv1 \le (others => b1(1));
    bp1 <= "0000" & (bv1 and a1) & "0";
    pp1 \le pp0 + bp1;
    a2 <= a1;
    b2 <= b1;
    -- stage 2
    bv2 <= (others => b2(2));
    bp2 <= "000" & (bv2 and a2) & "00";
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
pp2 \le pp1 + bp2;
    a3 \le a2:
    b3 <= b2;
    -- stage 3
   bv3 \le (others => b3(3));
   bp3 <= "00" & (bv3 and a3) & "000";
   pp3 \le pp2 + bp3;
    a4 <= a3:
    b4 <= b3:
    -- stage 4
    bv4 \le (others => b4(4));
    bp4 <= "0" & (bv4 and a4) & "0000";
    pp4 \le pp3 + bp4;
    -- output
   y \le pp4;
end architecture comb arch;
```





Pipelined multiplier architecture pipe_arch of mult5 is constant WIDTH: integer := 5;

signal a2 reg, a3 reg, a4 reg,

b2 reg, b3 reg, b4 reg :

std logic vector (WIDTH-1 downto 0);

signal a1, a2_next, a3_next, a4_next:

std_logic_vector (WIDTH-1 downto 0);

signal b1, b2_next, b3_next, b4_next:

std_logic_vector (WIDTH-1 downto 0);

signal bv0, bv1, bv2, bv3, bv4:

std logic vector (WIDTH-1 downto 0);

signal bp0, bp1, bp2, bp3, bp4:


std logic vector (2*WIDTH-1 downto 0);

signal pp1_reg, pp2_reg, pp3_reg, pp4_reg:

std logic vector (2*WIDTH-1 downto 0);

signal pp0, pp1_next, pp2_next, pp3_next, pp4_next: std logic vector (2*WIDTH-1 **downto** 0);

ota_logio_vootor (2 vvib iii i do



```
a2 reg \leq a2 next;
begin
                                                                           BP
                                            a3 reg <= a3 next;</pre>
 -- pipeline registers
                                            a4 reg <= a4 next;
 process (clk, reset)
                                            b2 reg \le b2 next;
 begin
                                                                           BP
                                            b3 reg \le b3 next;
    if (reset = '1') then
                                            b4 reg \le b4 next;
       pp1 req <= (others => '0');
                                                                             a2_next
a2_reg
                                                                                      b2_next
                                                                   pp1_next
                                          end if;
       pp2 reg <= (others => '0');
                                                                                      b2_reg
                                                                   pp1_reg
                                        end process;
       pp3 reg <= (others => '0');
                                                                           BP
       pp4 reg <= (others => '0');
       a2 reg <= (others => '0');
                                                                   pp2_next
pp2_reg
                                                                             a3_next
       a3 reg <= (others => '0');
                                                                                      b3_next
                                                                             a3_reg
                                                                                      b3 reg
       a4 reg <= (others => '0');
       b2 reg <= (others => '0');
                                                                           ΒP
       b3 reg <= (others => '0');
       b4 reg <= (others => '0');
                                                                                      b4_next
                                                                   pp3_next
                                                                             a4 next
    elsif (clk'event and clk = '1') then
                                                                   pp3_reg
                                                                             a4_reg
                                                                                      b4_reg
       pp1 reg <= pp1 next;
                                                                           BF
       pp2 reg <= pp2 next;
       pp3 reg <= pp3 next;
       pp4 reg <= pp4 next;
                                                                   pp4_reg
   EE332 Digital System Design, by Yu Yajun -- 2019
                                                                                     323
```

```
-- merged stage 0 & 1 for pipeline

bv0 <= (others => b(0));

bp0 <= "00000" & (bv0 and a);

pp0 <= bp0;

a1 <= a;

b1 <= b;

--

bv1 <= (others => b1(1));

bp1 <= "0000" & (bv1 and a1) & "0";

pp1_next <= pp0 + bp1;


a2_next <= a1;

b2_next <= b1;


-- stage 2

bv2 <= (others => b2_reg(2));

bp2 <= "000" & (bv2 and a2_reg) & "00";
```



```
pp2 next \le pp1 reg + bp2;
    a3 next <= a2 reg;
    b3 \text{ next} \leq b2 \text{ reg};
    -- stage 3
    bv3 \le (others => b3 reg(3));
    bp3 <= "00" & (bv3 and a3 reg) & "000";
    pp3 next \neq pp2 reg + bp3;
    a4 next <= a3 reg;
    b4 \text{ next} \le b3 \text{ reg};
    -- stage 4
    bv4 \le (others => b4 reg(4));
    bp4 <= "0" & (bv4 and a4 reg) & "0000";
    pp4 next \le pp3 reg + bp4;
    -- output
    y \le pp4 reg;
end architecture pipe arch;
```



EE332 Digital System Design, by Yu Yajun -- 2019

More efficient Pipelined multiplier

- Use a smaller (n+1)-bit adder to replace the 2n-bit adder in an n-bit multiplier.
- · Reduce the size of the partial-product register
- Reduce the size of the registers that hold the b signal.

```
architecture efficient pipe arch of mult5 is
signal a2 reg, a3 reg, a4 reg; std logic vector(WIDTH-1 downto 0);
signal a1, a2 next, a3 next, a4 next:std logic vector(WIDTH-1 downto 0);
signal b1: std logic vector(4 downto 1);
                                                                  BP
signal b2 next, b2 reg: std logic vector (4 downto 2);
signal b3 next, b3 reg: std logic vector (4 downto 3);
signal b4 next, b4 reg: std logic vector (4 downto 4);
signal bv0, bv1, bv2, bv3, bv4:
    std logic vector (4 downto 0);
signal bp0, bp1, bp2, bp3, bp4:
                                                                          b2_reg
   std logic vector (5 downto 0);
signal pp0: std logic vector (5 downto 0);
signal pp1 next, pp1 reg:std logic vector (6 downto 0);
signal pp2 next, pp2 reg: std logic vector (7 downto 0);
signal pp3 next, pp3 reg: std logic vector (8 downto 0);
signal pp4 next, pp4 reg: std logic vector (9 downto 0);
EE332 Digital System Design, by Yu Yajun -- 2019
                                                                        327
```

```
begin
    -- pipeline registers
    process (clk, reset)
    begin
       if (reset = '1') then
            pp1 reg <= (others => '0');
                                                     pp1 reg <= pp1 next;
            pp2 reg <= (others => '0');
                                                     pp2 reg <= pp2 next;
            pp3 reg <= (others => '0');
                                                     pp3 reg <= pp3 next;
            pp4 reg <= (others => '0');
                                                     pp4 reg <= pp4 next;
            a2 reg <= (others => '0');
                                                     a2 reg <= a2 next;
            a3 req <= (others => '0');
                                                     a3 reg \le a3 next;
            a4 reg <= (others => '0');
                                                     a4 reg <= a4 next;
            b2 reg <= (others => '0');
                                                     b2 req <= b2 next;
            b3 reg <= (others => '0');
                                                     b3 req \le b3 next;
            b4 reg <= (others => '0');
                                                     b4 reg <= b4 next;
       elsif (clk'event and clk = '1') then
                                               end if:
                                             end process;
```

```
-- merged stage 0 & 1 for pipeline
bv0 \le (others => b(0));
bp0 \le "0" \& (bv0 and a);
pp0 \le bp0;
a1 <= a;
b1 <= b (4 downto 1);
bv1 \le (others => b1(1));
bp1 \le "0" \& (bv1 and a1);
pp1 next(6 downto 1) \leq ("0" & pp0(5 downto 1)) + bp1;
pp1 next(0) \le pp0(0);
a2 next <= a1;
b2 next <= b1(4 downto 2);
-- stage 2
bv2 \le (others => b2 reg(2));
bp2 \le "0" \& (bv2 and a2 reg);
pp2 next(7 downto 2) \leq ("0" & pp1 reg(6 downto 2)) + bp2;
pp2 next(1 downto 0) \leq pp1 reg(1 downto 0);
                                                               pp4_next
a3 next <= a2 reg;
                                                              pp4_reg \
b3 next \leq b2 reg(4 downto 3);
```

```
-- stage 3
   bv3 <= (others => b3_reg(3));
   bp3 <= "0" & (bv3 and a3 reg);
   pp3 next(8 downto 3) <=
            ("0" & pp2 reg(7 downto 3)) + bp3;
   pp3 next(2 downto 0) \le pp2 reg(2 downto 0);
   a4 next <= a3 reg;
   b4 next \leq b3 reg(4);
   -- stage 4
   bv4 \le (others => b4 reg(4));
   bp4 <= "0" & (bv4 and a4 reg);
   pp4 next(9 downto 4) <=
                                                             BF
           ("0" & pp3 reg(8 downto 4)) + bp4;
   pp4 next(3 downto 0) \leq pp3 reg(3 downto 0);
    -- output
   y \le pp4 reg;
                                                             BP
end architecture efficient pipe arch;
```

EE332 Digital System Design, by Yu Yajun -- 2019

329

Chapter 10. Subprograms, packages and libraries

- For complex design, VHDL provides mechanics for structuring programs, reusing modules
 - Subprograms such as functions and procedures for encapsulating commonly used operations
 - Packages and libraries for sharing large bodies of code.

EE332 Digital System Design, by Yu Yajun -- 2019

331

10.1 Functions

- Functions are used to compute a value based on the values of the input parameters.
- Function declaration:

function func_name (parameter_list) return data_type;
formal parameter return value type

Parameter values in functions are used, but not changed within the function.

Structure of a function

```
function rising_edge (clock: std_logic) return boolean is
--
-- declarative region: declare variables local to the function
--
begin
-- body
-- sequential statement;
-- sequential statement;
-- return (value);
end function rising edge;
```

EE332 Digital System Design, by Yu Yajun -- 2019

333

Calling a function in a VHDL module:

```
rising_edge (enable); -- positional association actual parameter,
```

the type must match to the formal parameter, i.e., enable must be a **signal** of type std logic.

rising edge (clock => enable); -- name association

- Functions execute in zero simulation time.
 - Wait statement are not permitted in functions.

```
entity dff is
                 D in, CLK: in std logic;
        port (
                 D out: out std logic);
        end entity dff;
        architecture behavior of dff is
            function rising edge(signal clock: in std logic) return boolean is
                 variable edge : boolean :=FALSE;
function
             begin
definition
                 edge := (clock='1' and clock'event);
                 return (edge);
             end function rising edge;
        begin
            process (CLK) is
            begin
                 if (rising edge(CLK)) then
                          D out \leq D in;
                 end if:
            end process;
        end architecture behavior;
```

EE332 Digital System Design, by Yu Yajun -- 2019

335

A majority function

- It returns '1' if two or more of the 3 input parameters, a, b and c are '1'.
- It can be treated as a shorthand for the a·b+a·c+b·c expression

```
architecture arch of ...
    -- declaration
    function maj(a, b, c: std_logic) return std_logic is
        variable result: std_logic;
    begin
        result := (a and b) or (a and c) or (b and c);
        return result;
    end function maj;
    signal i1, i2, i3, i4, x, y: std_logic;
    begin
        ...
        x <= maj(i1, i2, i3) or i4;
        y <= i1 when maj(i2, i3, i4)='1' else ...
end arch;</pre>
```

Type conversion functions

 To make assignment from an object of one type to an object of another type.

```
- for example: bit_vector and std_logic_vector.
function to_bitvector (svalue: std_logic_vector) return bit_vector is
  variable outvalue: bit_vector(svalue'length - 1 downto 0);
begin
  for i in svalue' range loop -- scan all elements of the array
      case svalue(i) is
      when '0' => outvalue (i) := '0';
      when '1' => outvalue (i) := '1';
      when others => outvalue (i) := '0';
      end case;
  end loop;
  return outvalue;
end function to bitvector;
```

EE332 Digital System Design, by Yu Yajun -- 2019

337

A Function performing [log₂n]

```
function log2c (n: integer) return integer is
  variable m, p: integer;
begin
  m := 0;
  p := 1;
  while p < n loop
      m := m+1;
      p := p*2;
  end loop;
  return m;
end function log2c;</pre>
```

Summary

- Unlike entity and architecture, functions (and procedures) are not design units and thus cannot be processed independently.
- In synthesis, functions should not be used to specify the design hierarchy, but should be treated as a shorthand for simple, repeatedly used operations.
- A function can be thought of as an extension of the expression and can be "called" whenever an expression is used.

EE332 Digital System Design, by Yu Yajun -- 2019

339

9.2 Package

- The primary purpose of a package is to collect elements that can be shared (globally) among two or more design units. A package is represented by:
 - a package declaration and, optionally,
 - a package body.

contains a set of declarations that may possibly be shared by many design units. It defines items that can be made visible to other design units, for example, a function declaration.

Package declaration and package body are design units of VHDL.

An example of a package declaration

```
package SYNTH_PACK is
   constant LOW2HIGH : TIME := 20ns;
   type ALU_OP is (ADD, SUB, MUL, DIV, EQL);
   type MVL is ('U', '0', '1', 'Z');
   component NAND2
        port (A, B : in MVL; C : out MVL);
   end component;
   -- subprogram, type, constant, signal, variable, component ...,
   -- and use clause can be declared in package declaration
end package SYNTH_PACK;
```

 If the declarations include items such as functions or procedure declarations, the behavior of the function and procedure are specified in a separate design unit called the package body.

EE332 Digital System Design, by Yu Yajun -- 2019

341

```
use WORK.SYNTH_PACK.all;

package PROGRAM_PACK is
    constant PROP_DELAY : TIME;
    function ISZERO(A: MVL) return boolean;
end package PROGRAM PACK;
```

- In this case, a package body is required.
- A package body primarily contains the behavior of the subprograms declared in a package declaration. It may also contain other declarations.

An example of a package body

```
use WORK.SYNTH PACK.all;
package PROGRAM PACK is
  constant PROP_DELAY: TIME;
  function ISZERO(A: MVL) return boolean;
                                              declaration
end package PROGRAM PACK;
                                                package body name:
package body PROGRAM PACK is
                                                must be the same as
  constant PROP DELAY: TIME := 15ns;
                                                of its corresponding
                                                package declaration.
  function ISZERO(A: MVL) return boolean is
  begin
                                               Package
       if (A='0') return TRUE;
                                               body
       else return FALSE;
       end if:
  end function ISZERO;
end package body PROGRAM PACK;
```

EE332 Digital System Design, by Yu Yajun -- 2019

343

Note:

 An item declared inside a package body has its scope restricted to be within the package body, and this item cannot be made visible in other design unit. (This is in contrast to items declared in a package declaration).

10.4 Design libraries

- Each design unit entity, architecture, configuration, package declaration, package body is analyzed (complied) and placed in a design library for subsequent use.
- To use a design library, the library must be declared by its logical name.

library logical-library-name1, logical-library-name2,...;

In VHDL, the libraries STD and WORK are implicitly declared.

standard packages provided with the

VHDL distributions

working directory

EE332 Digital System Design, by Yu Yajun -- 2019

345

 Once a library is declared, all of the functions, procedures, and type declaration of a package in that library can be made accessible to a VHDL model through the use clause.

library IEEE use IEEE.std logic 1164.all;

 These clauses apply only to the immediate entityarchitecture pair! Visibility must be established for other design units separately!