# Lab 2 Exercise 3: Design a tree 16-to-4 priority encoder

姓名: 王宇 学号: 12112725

#### Prelab:

根据要求,画出的概念草图如下,根据输入的优先级,直接产生四位的输出和一位活动标志。




图 1 Prelab 概念图

Testbench 中,共测试了六种情况,分别是:全为 0,仅 S0 为 1,仅 S15 为 1,仅 S11 为 1,多位为 1,全为 1。共跑了五种仿真结果,如下图所示:




图 2 Prelab Behavioral Simulation 结果

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns
> <b>W</b> S_tb[15:0]	ffff	0000	0001	8000	0800	c003	ffff
> <b>V</b> Z_tb[3:0]	1111	0	1000	1111	1011	X	1111
¹⊌ r_tb	1						

图 3 Prelab Post-Synthesis Functional Simulation 结果



图 4 Prelab Post-Synthesis Timing Simulation 结果





图 5 Prelab Post-Implementation Functional Simulation 结果



图 6 Prelab Post-Implementation Timing Simulation 结果

从图中可以看出,代码的功能仿真上没有问题,结果与预期一致。而在时序仿真中,在开始时存在明显的时延,并且每次信号变化时也会产生一定的时延。根据 Schematic 产生的电路图来看,最大延时路径应该是 IBUF 到 OBUF 之间的路径,在 LUT 中实现逻辑功能时需要花费较多时间。



## 图 7 prelab 逻辑电路图

根据时序仿真图来看,开始时的时延大概是在5ns左右。

# During the lab:

根据要求,电路应为树状结构,我采用了四个 4-to-2 优先编码器获取输入,然后根据他们的活动位,确定优先的输入在四个编码器的哪一个,以确定最终输出的前两位,然后再获取对应 4-to-2 编码器的输出,以确定最终输出的后两位。




图 8 树状结构概念图

然后和 prelab 相同,用 testbench 测试六种情况,仿真结果如下:

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	
> <b>W</b> S_tb[15:0	11111111	00000000	00000000	10000000	00001000	11000000	1111111111	
> <b>W</b> Z_tb[3:0]	1111	0000		1111	1011	1111		
I₄ R_tb	1		į.					

图 9 树状结构 Behavioral Simulation

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns	
> <b>W</b> S_tb[15:0	00000000	00000000	00000000	10000000	00001000	11000000	11111111111	
> <b>W</b> Z_tb[3:0]	0000	0000		1111	1011	1111		
¼ R_tb	0		ī.					

图 10 树状结构 Post-Synthesis Functional Simulation

Name	Value	0.000 ns	5.000 ns	10.000 ns	15.000 ns	20.000 ns	25.000 ns	30.000 ns	35.000 ns	40.000 ns	45.000 ns	50.000 ns	55.000 ns
> ₩ S_tb[15:0	00000000	0000000	000000000	0000000	000000001	100000	000000000	0000100	000000000	1100000	000000011	X	1111111111111
> <b>W</b> Z_tb[3:0]	XXXX	XXXX		0000		X	1111	XX	1011	X		1	111
1 <b>6</b> R_tb	X												

图 11 树状结构 Post-Synthesis Timing Simulation

Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 ns	40.000 ns	50.000 ns
> <b>W</b> S_tb[15:0	00000000	00000000	00000000	10000000	00001000	11000000	11111111111
> <b>W</b> Z_tb[3:0]	0000	0000		1111	1011	X	1111
¼ R_tb	0						

图 12 树状结构 Post-Implementation Functional Simulation



图 13 树状结构 Post-Implementation Timing Simulation

从图中可以看出,代码的功能仿真与 prelab 结果一致,说明代码逻辑上不存在问题。从时序仿真上来看,开始时的时延与 prelab 近似,甚至略大于先前产生的时延,但对于信号变换产生的时延似乎有一定的改善,但也并没有明显差别。根据电路图我们可以发现,先前的电路最多经过两个 LUT,但在我设计的树状结构中,最多会经过 3 个 LUT,因此时延比起之前会有一定的增加。




图 14 树状结构逻辑电路图

### Conclusion:

原先我认为树状结构的时延会优于原结构的时延,但是事实上我设计的树状结构并没有起到优化效果。也许是因为我设计的结构并没有达到简化电路的效果,对于较少的位数来说,我设计的树状结构需要经过更多的逻辑判断,反而不如直接进行筛选来的更快。

```
Coding:
Prelab 部分:
VHDL:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity pr encoder is
port (S: in std logic vector(15 downto 0);
       Z : out std logic vector (3 downto 0);
       r: out std logic);
end entity pr encoder;
architecture Behavioral of pr encoder is
begin
    Z \le "1111" when S(15) = '1' else
          "1110" when S(14) = '1' else
          "1101" when S(13) = '1' else
          "1100" when S(12) = '1' else
          "1011" when S(11) = '1' else
          "1010" when S(10) = '1' else
          "1001" when S(9) = '1' else
          "1000" when S(8) = '1' else
          "0111" when S(7) = '1' else
          "0110" when S(6) = '1' else
          "0101" when S(5) = '1' else
          "0100" when S(4) = '1' else
          "0011" when S(3) = '1' else
          "0010" when S(2) = '1' else
           "0001" when S(1) = '1' else
          "0000";
    r \le S(15) or S(14) or S(13) or S(12) or S(11) or S(10) or S(9) or S(8)
           or S(7) or S(6) or S(5) or S(4) or S(3) or S(2) or S(1) or S(0);
end Behavioral;
Testbench:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity pr encoder th is
end pr encoder tb;
architecture behavior of pr encoder tb is
    signal s tb: std logic vector(15 downto 0);
```

```
signal z_tb : std_logic_vector(3 downto 0);
     signal r_tb : std_logic;
     component pr encoder
     port(
           s: in std logic vector(15 downto 0);
           z : out std_logic_vector(3 downto 0);
           r : out std_logic
          );
     end component;
begin
     uut: pr encoder port map (
            s \Rightarrow s tb,
            z \Rightarrow z tb,
            r \Rightarrow r_tb
          );
     process
     begin
          s tb \le (others => '0');
          wait for 10 ns;
          s_tb \le "000000000000001";
          wait for 10 ns;
          s tb <= "1000000000000000";
          wait for 10 ns;
          s_tb \le "0000100000000000";
          wait for 10 ns;
          s_tb \le "110000000000011";
          wait for 10 ns;
          s tb <= (others => '1');
          wait for 10 ns;
          wait;
     end process;
end behavior;
树状结构部分:
VHDL:
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity pr encoder is
port (S: in std logic vector(15 downto 0);
       Z : out std logic vector (3 downto 0);
       R: out std logic
       );
end entity pr encoder;
architecture Behavioral of pr encoder is
     signal group priority: std logic vector(7 downto 0);
     signal valid bits: std logic vector(3 downto 0);
     signal selected group: std logic vector(1 downto 0);
begin
process(S)
begin
     for i in 0 to 3 loop
          if S(i*4+3 \text{ downto } i*4) /= "0000" \text{ then}
               valid bits(i) \leq 11;
               if S(i*4+3) = '1' then
                    group priority(i*2+1 downto i*2) <= "11";
               elsif S(i*4+2) = '1' then
                    group_priority(i*2+1 downto i*2) <= "10";
               elsif S(i*4+1) = '1' then
                    group priority(i*2+1 downto i*2) <= "01";
               else
                    group priority(i*2+1 downto i*2) <= "00";
               end if;
          else
               valid bits(i) \leq 0;
               group priority(i*2+1 downto i*2) <= "00";
          end if:
     end loop;
end process;
process(valid bits)
begin
     selected group <= "00";
     R \le '0';
```

```
if valid bits(0) = '1' then
         selected_group <= "00";
         R \le '1';
    end if;
    if valid bits(1) = '1' then
         selected_group <= "01";</pre>
         R \le '1';
    end if;
    if valid bits(2) = '1' then
         selected group <= "10";
         R \le '1';
    end if;
    if valid bits(3) = '1' then
         selected group <= "11";
         R \le '1';
    end if;
end process;
process(selected group, group priority)
begin
    case selected group is
         when "00" =>
              Z <= selected group & group priority(1 downto 0);
         when "01" =>
              Z <= selected group & group priority(3 downto 2);
         when "10" =>
              Z <= selected_group & group_priority(5 downto 4);
         when "11" =>
              Z <= selected group & group priority(7 downto 6);
         when others =>
              Z \le "0000";
    end case;
end process;
end Behavioral;
Testbench:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity pr encoder tb is
end pr encoder tb;
architecture behavior of pr encoder tb is
```

```
signal s_tb: std_logic_vector(15 downto 0);
     signal z_tb : std_logic_vector(3 downto 0);
     signal r tb : std logic;
     component pr encoder
     port(
           s: in std_logic_vector(15 downto 0);
           z : out std_logic_vector(3 downto 0);
           r: out std logic
          );
     end component;
begin
     uut: pr_encoder port map (
            s \Rightarrow s_tb,
            z => z tb,
            r => r tb
          );
     process
     begin
          s tb \le (others => '0');
          wait for 10 ns;
          s_tb <= "000000000000001";
          wait for 10 ns;
          s tb <= "1000000000000000";
          wait for 10 ns;
          s_tb \le "0000100000000000";
          wait for 10 ns;
          s tb <= "110000000000011";
          wait for 10 ns;
          s_{tb} \le (others => '1');
          wait for 10 ns;
          wait;
     end process;
```

end behavior;