Lab 2 Exercise 4:

Design and realize a three-digit decimal counter

姓名: 王宇 学号: 12112725

原理图:

分频器采用的设计如图所示,因 100MHZ 的时钟频率对应的是 10ns,与 1s 相差 10^8 ,转换为二进制共有 27 位,故 c_next 和 c_reg 均为 27 位。当 c_reg 的值不等于 10^8 -1 时,c_next+1,当 c_reg 的值等于 10^8 -1 时,即过去 1s 时,c_next 置为 0,重新开始计时。





图 1 frequency divider 概念图

三位计数器采用的设计如图所示,当 $d1_{reg}$ 不等于 9 时,则+1,等于 9 时置 0,并且 传递到下一位的判断,若 $d2_{reg}$ 不等于 9 且 $d1_{reg}$ 等于 9 时+1,二者均等于 9 时, $d2_{reg}$ 置 0,其余逻辑均类似。



3-digit decimal counter 概念图

总体设计如下图所示,在分频器的输出端加了一个判断条件,并在 d1 上加了一个使能端 EN。若分频器输出为10⁸-1,则使能端置为 1,计数器开始工作,否则停止工作。图中所有时钟信号均为同一时钟信号。




图 3 top level 结构图

```
代码:
VHDL 部分:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity decimal_counter is
    Port ( CLOCK : in STD LOGIC;
           RESET: in STD LOGIC;
           SW: in STD LOGIC VECTOR(11 downto 0);
           d1, d10, d100: out STD LOGIC VECTOR(3 downto 0));
end decimal counter;
architecture Behavioral of decimal_counter is
    signal d1 reg, d10 reg, d100 reg: STD LOGIC VECTOR(3 downto 0);
    signal c reg: STD LOGIC VECTOR(26 downto 0);
    signal bin value: STD LOGIC VECTOR(11 downto 0);
    signal EN: STD LOGIC;
```

begin

-- 时钟部分

process(CLOCK, RESET)

```
begin
     if RESET = '0' then
          c reg \le (others => '0');
          EN <= '0';
     elsif rising edge(CLOCK) then
          if c reg = "101111101011110000100000000" then -- Replace with your condition
               c reg \le (others \Rightarrow '0');
               EN <= '1';
          else
               c_reg <= std_logic_vector(unsigned(c_reg) + 1);</pre>
          end if;
     end if;
end process;
-- 计数器部分
process(CLOCK, RESET)
begin
     if RESET = '0' then
          d1_{reg} \le SW(3 \text{ downto } 0);
          d10 \text{ reg} \leq SW(7 \text{ downto } 4);
          d100 reg <= SW(11 downto 8);
     elsif rising edge(CLOCK) then
          if EN = '1' then
               if unsigned(d1 reg) = 9 then
                    d1 reg <= "0000";
                    if unsigned(d10\_reg) = 9 then
                         d10 reg <= "0000";
                         if unsigned(d100\_reg) = 9 then
                              d100 reg <= "0000";
                         else
                              d100 reg <= std logic vector(unsigned(d100 reg) + 1);
                         end if;
                    else
                         d10 reg <= std logic vector(unsigned(d10 reg) + 1);
                    end if;
               else
                    d1 reg <= std logic vector(unsigned(d1 reg) + 1);
               end if;
          end if;
     end if;
end process;
-- 输出部分
```

```
d1 \le d1 \text{ reg};
    d10 \le d10 \text{ reg};
    d100 \le d100 \text{ reg};
end Behavioral;
Testbench 部分:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric std.all;
ENTITY tb decimal counter IS
END tb decimal counter;
ARCHITECTURE behavior OF tb decimal counter IS
    COMPONENT decimal_counter
    PORT(
          CLOCK: IN std logic;
          RESET: IN std logic;
          SW: IN STD LOGIC VECTOR(11 downto 0);
          d1:OUT std_logic_vector(3 downto 0);
          d10: OUT std logic vector(3 downto 0);
          d100: OUT std logic vector(3 downto 0)
         );
    END COMPONENT;
    signal CLOCK : std logic := '0';
    signal RESET : std logic := '0';
    signal SW: std logic vector(11 downto 0) := (others => '0');
    signal d1 : std_logic_vector(3 downto 0);
    signal d10: std logic vector(3 downto 0);
    signal d100 : std logic vector(3 downto 0);
    constant CLOCK PERIOD: time := 10 ns; -- 100MHz 时钟
BEGIN
    uut: decimal_counter PORT MAP (
           CLOCK => CLOCK,
           RESET => RESET,
           SW \Rightarrow SW,
           d1 => d1,
           d10 => d10,
           d100 => d100
         );
```

```
CLOCK process :process
    begin
        CLOCK \le '0';
        wait for CLOCK PERIOD/2;
        CLOCK <= '1';
        wait for CLOCK PERIOD/2;
    end process;
    stim proc: process
    begin
        RESET <= '1';
        wait for 1000 ns;
        RESET \leq 10';
        wait for 1000 ns;
        SW <= "000000000001";
        wait for 5000 ms;
    end process;
END;
约束条件部分:
# Reset button (suppose the button you wish to use for reset is BTN0)
set property PACKAGE PIN C12 [get ports {RESET}]
set property IOSTANDARD LVCMOS33 [get ports {RESET}]
# Clock signal
set property PACKAGE PIN E3 [get ports {CLOCK}]
set_property IOSTANDARD LVCMOS33 [get_ports {CLOCK}]
create_clock -add -name sys_clk_pin -period 10.000 -waveform {0 5} [get ports {CLOCK}]
# 12 switches for setting the start number (suppose SW1 - SW12 are used)
set property PACKAGE PIN V10 [get ports {SW[0]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[0]}]
set property PACKAGE PIN U11 [get ports {SW[1]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[1]}]
set property PACKAGE PIN U12 [get ports {SW[2]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[2]}]
set property PACKAGE PIN H6 [get ports {SW[3]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[3]}]
set property PACKAGE PIN T13 [get ports {SW[4]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[4]}]
set property PACKAGE PIN R16 [get ports {SW[5]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[5]}]
```

```
set property PACKAGE PIN U8 [get ports {SW[6]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[6]}]
set_property PACKAGE_PIN T8 [get_ports {SW[7]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[7]}]
set property PACKAGE PIN R13 [get ports {SW[8]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[8]}]
set property PACKAGE PIN U18 [get ports {SW[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SW[9]}]
set property PACKAGE PIN T18 [get ports {SW[10]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[10]}]
set property PACKAGE PIN R17 [get ports {SW[11]}]
set property IOSTANDARD LVCMOS33 [get ports {SW[11]}]
# 12 LEDs for showing
set property PACKAGE PIN R18 [get ports { d1[0] }]
set property IOSTANDARD LVCMOS33 [get ports {d1[0]}]
set property PACKAGE PIN V17 [get ports { d1[1] }]
set property IOSTANDARD LVCMOS33 [get ports {d1[1]}]
set property PACKAGE PIN U17 [get ports { d1[2] }]
set_property IOSTANDARD LVCMOS33 [get_ports {d1[2]}]
set property PACKAGE PIN U16 [get ports { d1[3] }]
set property IOSTANDARD LVCMOS33 [get ports {d1[3]}]
set property PACKAGE PIN V16 [get ports { d10[0] }]
set property IOSTANDARD LVCMOS33 [get ports {d10[0]}]
set property PACKAGE PIN T15 [get ports { d10[1] }]
set property IOSTANDARD LVCMOS33 [get ports {d10[1]}]
set property PACKAGE PIN U14 [get ports { d10[2] }]
set_property IOSTANDARD LVCMOS33 [get_ports {d10[2]}]
set property PACKAGE PIN T16 [get ports { d10[3] }]
set property IOSTANDARD LVCMOS33 [get ports {d10[3]}]
set property PACKAGE PIN V15 [get ports { d100[0] }]
set_property IOSTANDARD LVCMOS33 [get_ports {d100[0]}]
set property PACKAGE PIN V14 [get ports { d100[1] }]
set property IOSTANDARD LVCMOS33 [get_ports {d100[1]}]
set property PACKAGE PIN V12 [get ports { d100[2] }]
set property IOSTANDARD LVCMOS33 [get ports {d100[2]}]
set property PACKAGE PIN V11 [get ports { d100[3] }]
set property IOSTANDARD LVCMOS33 [get ports {d100[3]}]
```