



## **CLB - Configurable logic block**





## **Data Object – Signal, Variable, and Constant**

#### Where to declare?

- Entity declaration Signal
- Declarative section of an architecture Signal, Constant
- Process Variable, Constant

#### How to declare?

signal/variable/constant name : data type [:= initial value];


# **Examples:**

signal status : std logic := '0';


variable data: std logic vector (31 downto 0);

constant yes : Boolean := True;


EE332 Digital System Design, by Yu Yajun -- 2019



Operator	Description	Data type of a	Data type of b	Data type of result
a ** b	exponentiation	integer		
abs a	absolute value	integer		
not a	negation	boolean, bit, bit_vector		
a * b, a / b, a <b>mod</b> b, a <b>rem</b> b	multiplication, division, modulo, remainder	integer		
+a, -a	identity, negation	integer		integer
a + b, a - b	addition, subtraction, concatenation	integer		
a & b		1D array, element		
a sll b, a srl b, a sla b, a sra b, a rol b, a ror b	shift-left (right) logical, shift-left (right) arithmetic, rotate left (right)	bit_vector	integer	bit_vector
a = b, a /= b,		any	same as a	boolean
a < b, a <= b, a > b, a >= b		scalar or 1D array	same as a	boolean
a and b, a or b, a xor b, a nand b, a nor b, a xnor b		boolean, bit, bit_vector	same as a	same as a
EE332 Digital System Design, by Yu Yajun 2019 6				



# process



```
4-to-1, 8-bit multiplexor \frac{\ln 0 - \frac{8}{4}}{\ln 1 - \frac{8}{4}} 4-to-1 \frac{8}{4} Z architecture con_arch of mux4 is begin
```

```
library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port (In0, In1, In2, In3 : in std_logic_vector (7 downto 0);
    S: in std_logic_vector(1 downto 0);
    Z : out std_logic_vector (7 downto 0) );
end entity mux4;
```

```
begin
Z <= In0 when S = "00" else
In1 when S = "01" else
In2 when S = "10" else
In3;
end architecture con_arch1;
```

```
architecture if_arch of mux4
is begin
Process (In0, In1, In2, In3, S)
begin
if (S = "00") then Z <= In0;
elsif (S = "01") then
Z <= In1;
elsif (S = "10") then
Z <= In2; else Z <= In3;
end if;
end process;
end architecture if arch;
E332 Digital System Design, by Yur Yajun - 2019
```

```
architecture case_arch of
mux4 is begin
process(ln0, ln1, ln2, ln3, S)
begin case S is
when "00" => Z <= ln0;
when "01" => Z <= ln1;
when "10" => Z <= ln2;
when others =>
Z <= ln3;
end case;
end process;
end architecture case_arch;
```

```
architecture sel_arch of mux4 Is
begin
with S select
Z <= In0 when "00",
In1 when "01",
In2 when "10",
In3 when others;
end architecture sel_behavioral;
```

```
architecture if_arch of pr_encoder is begin process(S)
begin
if (S(3) = '1') then
Z <= "11";
elsif (S(2) = '1') then
Z <= "10";
elsif (S(1) = '1') then
Z <= "01";
else Z <= "00";
end if;
end process;
end if arch;
```

```
sig <= v_expr_1 when b_expr_1 else
v_expr_2 when b_expr_2 else
v_expr_3 when b_expr_3 else
v_expr_4;

v_expr_2

v_expr_3

b_expr_3

b_expr_2

b_expr_3

b_expr_3

b_expr_3

c_expr_3


c_expr_4

c_expr_3

c_expr_4


c_ex
```

```
with slect_expression select
  sig <= value_expr_0 when c0,
      value_expr_1 when c1,
      value expr_n when others;</pre>
```



# Sequential statements

```
signal-object <= expression [after delay-value];</pre>
variable-object := expression;
                                              null;
if condition then
                                         case expression is
  sequential-statements
                                           when choices =>
{ elsif condition then
                                            {sequential-statements}
                                           { when choices =>
  sequential-statements }
                                            { sequential-statements } }
[else
  sequential-statements ]
                                         end case:
end if:
```



```
Example: Signal assignment
library IEEE;
                                    with process
use IEEE.std_logic 1164.all;
entity sig var is
port (x, y, z : in std logic; res1, res2 : out std logic);
end entity sig var;
architecture behavior of sig var is
signal sig s1, sig s2 : std logic;
begin
   proc1: process (x, y, z) is
   variable var_s1, var_s2 : std_logic;
   begin
         L1: var s1 := x and y;
         L2: var s2 := var s1 xor z;
         L3: res1 <= var s1 nand var s2;
   end process proc1;
   proc2: process (x, y, z) is
   begin
         L1: sig s1 \leq x and y;
         L2: sig s2 \le sig s1 xor z;
         L3: res2 <= sig s1 nand sig s2;
   end process proc2;
end architecture behavior;
```

# Modeling Structure

Component declaration: a component instance needs to be bound to an entity


```
L1 AND2 L3

L1 INV L2

A AND2 S INV C

Component instantiation
```

```
entity NAND2 is
   port (A, B: in bit; C: out bit);
end entity NAND2:
architecture STRUCTURE of NAND2 is
   component AND2 is
      port (L1, L2 : in bit;
           L3
                 : out bit);
   end component AND2:
   component INV is
      port (L1 : in bit;
          L2: out bit);
   end component INV;
   signal S: BIT;
begin
  A1: AND2 port map (L1 => A, L2 => B, L3 => S);
 → A2: INV port map (L1=>S, L2=> C);
end architecture STRUCTURE:
```




## architecture STRUCTURE of Full\_Adder is

-- Declare components and intermediate signal here.

#### begin

```
HA1: HALF_ADDER port map (L1=>A, L2=>B, SUM=>s1, CARRY=>s2);
HA2: HALF_ADDER port map (L1=>s1, L2=>CIN, SUM=>SUM, CARRY=>s3);
OR1: OR2 port map (L1=>s3, L2=>s2, O=>COUT);
end architecture STRUCTURE;
```

# Full Adder: Entity and architecture



# Test benches that compute stimulus and expected results

#### **Begin**

```
tb: process is -- define a process to apply input stimulus and verify outputs.
     constant PERIOD: time := 20 ns;
                                                                             UUT
     constant n : integer := 2;
                                                                  x_tb
                                                                                         sum_tb
                                                                                SUM
  begin -- apply every possible input combination
                                                                          HALF ADDER
     for i in 0 to 2**n - 1 loop
                                                                                         carry_tb
                                                                              CARRY
        (x tb, y tb) \le to unsigned(i, n);
                                                                 test_half_adder
        wait for PERIOD:
        assert ( (sum tb = (x tb xor y tb)) and (carry tb = (x tb and y tb)) )
        report "Test failed" severity ERROR;
     end loop;
     wait;
  end process;
 UUT: half adder port map (x => x tb, y => y tb, sum => sum tb, carry => carry tb);
end architecture;
                            EE332 Digital System Design, by Yu Yajun -- 2019
```


```
architecture STRUCTURE of Full Adder is
   component HALF ADDER is
   port (L1, L2 : in bit; SUM, CARRY : out bit);
   end component HALF ADDER;
   component OR GATE is
                                                 Configuration
   port (L1, L2 : in bit; O : out bit);
                                                 specifications
   end component OR GATE;
   for HA1: HALF_ADDER use entity HALF_ADDER(BEHAVIOR);
   for HA2: HALF ADDER use entity HALF ADDER(STRUCTURE);
   signal N1, N2, N3 : BIT;
begin
   OR1: OR2 port map (L1=>N3, L2=>N2, O=>COUT);
   HA1: HALF ADDER port map (L1=>A, L2=>B, SUM=>N1,CARRY=>N2);
   HA2: HALF ADDER port map (L1=>N1, L2=>CIN, SUM=>SUM,
           CARRY=>N3);
                                                                 HA2
end architecture STRUCTURE:
                                                    HA1
                                                                                SUM
                                                       SUM
                                                   1.1
                                                               HALF ADDER
                                                   HALF ADDER
                                                               L2 CARRY
                                                    L2 CARRY
                                                                         OR1
                                                                        L1
                                                              N2
                                                                           0
                                                                                Cout
                                                                         OR2
                                                  Full_Adder
                     EE332 Digital System Design, by Yu Yajun -- 201
```

# **Operator sharing**

when a control signal is 1,  $z \le a + b$ ; Otherwise,  $z \le a + c$ ;

 One way to reduce the overall size of synthesized hardware is to identify the resources that can be used by different operations. This is know as resource sharing.

```
sel <= c1 xor c2;
z <= a + b when sel='1' else
a + c;
```



```
sel <= c1 xor c2;

d <= b when sel='1' else

c;

z <= a + d;

a + z

Other inputs Boolean_exp
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
begin
```

```
au <= a;

bv0 <= (others => b(0));

bv1 <= (others => b(1));

bv2 <= (others => b(2));

bv3 <= (others => b(3));

bv4 <= (others => b(4));

p0 <= "00000" & (bv0 and au);

p1 <= "0000" & (bv1 and au) & "0';

p2 <= "000" & (bv2 and au) & "000";

p3 <= "00" & (bv3 and au) & "0000";

p4 <= '0' & (bv4 and au) & "0000";


prod <= ((p0+p1)+(p2+p3))+p4;

y <= prod;


end architecture comb1 arch;
```

```
Array aggregate:
a VHDL construct to assign a value to an object of array data type.

V <= "1011";
V <= ('1', '0', '1', '1');
V <= (3=>'1', 2=>'0', 1=>'1', 0=>'1');
V <= (3|1|0=>'1', 2=>'0');
V <= (2=>'0', others=>'1');
V <= (others=>'0');
```



# **State transition diagrams**



#### 23

```
EE332 Digital System Design, by Yu Yajun -- 2019
```

end process clk proc;

-- Moore machine

end entity MOORE;

end if:

begin

begin

begin

port (Clk, RST, I : in std logic;

O: out std logic);

type state\_type is (ST0, ST1, ST2, ST3);

elsif (Clk'event and Clk = '1') then

signal State, Next State: state type;

clk proc: process (CLK, RST) is

State <= Next State;

comb proc: process (State, I) is

if (RST = '1') then

State <= ST0;

architecture two seg arch of MOORE is when ST1 =>

entity MOORE is

#### **ASM Chart Block**

case State is when ST0 =>

else

else

else

else

end if:

end if; when ST3 =>

O <= '1';

end if:

when ST2 =>

O <= '1';

end if:

 $O \le '0'$ ;

O <= '0';

if (I ='0') then Next State <= ST0;

if (I = '0') then Next state <= ST0;

if (I ='0') then Next State <= ST3;

if (I = '0') then Next state <= ST3;


end case; end process comb\_proc; end architecture two seg arch;

Next State <= ST1;

Next State <= ST2;

Next State <= ST2;

Next State <= ST0;



## **FSMD Design Procedure**

- Step 1: Defining the input and output signals
- Step 2: Converting the algorithm to an ASM chart
- **Step 3: Constructing the FSMD** 
  - 3.1 List all possible RT operations in the ASM chart.
  - 3.2 Group RT operations according to their destination registers.
  - 3.3 Derive the circuit for each group RT operation.
  - 3.4 Add the necessary circuits to generate the status signals.

#### **Step 4: VHDL descriptions of FSMD**

EE332 Digital System Design, by Yu Yajun -- 2019

#### 25

# **Parameterized Design: Generic**

```
library ieee; use ieee.std logic 1164.all;
entity reduced xor is
    generic (WIDTH: natural); -- generic declaration
    port( a: in std logic vector(WIDTH-1 downto 0);
         y: out std logic);
end entity reduced xor;
architecture loop linear arch of reduced xor is
    signal tmp: std logic vector(WIDTH-1 downto 0);
begin
    process (a, tmp) is
    begin
        tmp(0) \le a(0); -- boundary bit
        for i in 1 to (WIDTH-1) loop
             tmp(i) \le a(i) xor tmp(i-1);
        end loop;
    end process;
    y \le tmp(WIDTH-1);
end architecture loop linear arch;
```

EE332 Digital System Design, by Yu Yajun -- 2019

```
a(2)
              a(3)
library ieee; use ieee.std logic 1164.all;
entity generic_demo is
    port( a1: in std logic vector(3 downto 0);
         a2: in std logic vector(7 downto 0);
         y1, y2: out std logic);
end entity generic demo;
architecture arch of generic demo is
  component reduced xor is
    generic (WIDTH: natural); -- generic declaration
    port(a: in std logic vector(WIDTH-1 downto 0);
         y: out std logic);
  end component reduced xor;
begin four bit: reduced xor
             generic map (WIDTH => 4)
             port map (a => a1, y => y1);
      eight bit: reduced xor
             generic map (WIDTH => 8)
             port map (a => a1, y => y1);
                                                26
end architecture arch;
```

tmp(0)

# **Parameterized Design: Array Attribute**

```
library ieee; use ieee.std logic 1164.all;
                                                           library ieee; use ieee.std logic 1164.all;
entity reduced xor is
                                                           entity generic demo is
    port( a: in std logic vector;
                                                               port( a1: in std logic vector(3 downto 0);
          y: out std logic);
                                                                     a2: in std logic vector(7 downto 0);
end entity reduced xor;
                                                                     y1, y2: out std logic);
architecture loop linear arch of reduced xor is
                                                           end entity generic demo;
    signal tmp: std logic vector(a'length-1 downto 0);
                                                           architecture arch of generic demo is
begin
                                                             component reduced xor is
    process (a, tmp) is
                                                               port(a: in std logic vector;
    begin
                                                                    y: out std logic):
        tmp(0) \le a(0);
                                                             end component reduced xor;
        for i in 1 to (a'length-1) loop
                                                           begin four bit: reduced xor
             tmp(i) \le a(i) xor tmp(i-1);
                                                                        port map (a => a1, y => y1);
        end loop:
                                                                  eight bit: reduced xor
    end process:
                                                                        port map (a => a1, y => y1);
    y <= tmp(a'length-1);
                                                           end architecture arch;
end architecture loop linear arch;
```

EE332 Digital System Design, by Yu Yajun -- 2019

27

## **Generate Statement**

```
library ieee; use ieee.std logic 1164.all;
entity reduced xor is
    generic (WIDTH: natural); -- generic declaration
    port( a: in std logic vector(WIDTH-1 downto 0);
         y: out std logic);
end entity reduced xor;
architecture generate arch of reduced xor is
  signal tmp: std logic vector(WIDTH-1 downto 0);
begin
  tmp(0) \le a(0);
  xor gen:
    for i in 1 to (WIDTH-1) generate
      tmp(i) \le a(i) xor tmp(i-1);
    end generate;
  y \le tmp(WIDTH-1);
end architecture generate arch;
```

```
library ieee; use ieee.std logic 1164.all;
entity generic demo is
    port( a1: in std logic vector(3 downto 0);
         a2: in std logic vector(7 downto 0);
         y1, y2: out std logic);
end entity generic demo;
architecture arch of generic demo is
  component reduced xor is
    generic (WIDTH: natural); -- generic declaration
    port(a: in std logic vector(WIDTH-1 downto 0);
         y: out std logic);
  end component reduced xor;
begin four bit: reduced xor
            generic map (WIDTH => 4)
             port map (a => a1, y => y1);
      eight bit: reduced xor
             generic map (WIDTH => 8)
             port map (a => a1, y => y1);
end architecture arch:
```

### **Generate Statement**

```
library ieee; use ieee.std logic 1164.all;
library ieee; use ieee.std logic 1164.all;
                                                          entity generic demo is
entity reduced xor is
                                                              port( a1: in std logic vector(3 downto 0);
    generic (WIDTH: natural); -- generic declaration
                                                                    a2: in std logic vector(7 downto 0);
    port( a: in std logic vector(WIDTH-1 downto 0);
                                                                    y1, y2: out std logic);
         y: out std logic);
                                                          end entity generic demo;
end entity reduced xor;
                                                          architecture arch of generic demo is
architecture generate arch of reduced xor is
                                                            component reduced xor is
  signal tmp: std logic vector(WIDTH-2 downto 1);
                                                              generic (WIDTH: natural); -- generic declaration
beain
                                                              port(a: in std logic vector(WIDTH-1 downto 0);
  xor gen: for i in 1 to (WIDTH-1) generate
                                                                   y: out std logic);
    left gen: if i = 1 generate -- leftmost stage
                                                            end component reduced xor;
             tmp(i) \le a(i) xor a(0); end generate;
                                                          begin four bit: reduced xor
    middle gen: if (i>1) and (i<(WIDTH -1)) generate
                                                                       generic map (WIDTH => 4)
             tmp(i) <= a(i) xor tmp(i-1); end generate;
                                                                       port map (a => a1, y => y1);
    right gen: if i = (WIDTH -1) generate -- rightmost stage
                                                                 eight bit: reduced xor
             y \le a(i) xor tmp(i-1); end generate;
                                                                       generic map (WIDTH => 8)
  end generate;
                                                                       port map (a => a1, y => y1);
end architecture generate arch;
                                                          end architecture arch:
```

60

EE332 Digital System Design, by Yu Yajun -- 2019

29


# 0000

# An Example of non-pipelined laundry and pipelined laundry


120


180


240





pipelined sequence













#### An Example of non-pipelined laundry and pipelined laundry






pipelined sequence

EE332 Digital System Design, by Yu Yajun -- 2019

35



Assume 
$$T_{\text{max}} = \text{max}(T1, T2, T3, T4);$$
  $T_c = T_{\text{max}} + T_r;$ 

**Pipelined:** Ideally, for an *N*-stage circuit,  $T_{\text{max}} = T_{\text{comb}}/N$ , and  $T_{\text{r}} = 0$ ;

Delay: 
$$T_{\text{pipe}} = NT_c = T_{\text{max}} = T_{\text{comb}}$$
  
Throughput:  $1/T_c = 1/T_{\text{max}} = N/T_{\text{comb}}$ 


## 9.3 Adding pipeline to a combinational circuit

- The candidate circuits for effective pipeline design should include the following characteristics:
  - There is enough input data to feed the pipeline circuit.
  - The throughput is the main performance criterion.
  - The combinational circuit can be divided into stages with similar propagation delay.
  - The propagation delay of a stage is much longer than the delay incurred due to the register.

EE332 Digital System Design, by Yu Yajun -- 2019

EE332 Digital System Design, by Yu Yajun -- 2019

37



- Function Declaration: (in the declaration part of a package)
   function rising edge (clock: std logic) return boolean;
- Function definition (in the declaration part of an architecture or the body of a package)

```
function rising_edge(signal clock: in std_logic) return boolean is
     variable edge : boolean :=FALSE;
begin
     edge := (clock='1' and clock'event);
     return (edge);
end function rising_edge;
```

Call function (in an architecture)

```
rising_edge (enable); -- positional association
rising_edge (clock => enable); -- name association
```

EE332 Digital System Design, by Yu Yajun -- 2019

39

# An example of a package declaration and its body

```
use WORK.SYNTH PACK.all;
package PROGRAM PACK is
  constant PROP_DELAY: TIME;
                                              Package
  function ISZERO(A: MVL) return boolean;
end package PROGRAM PACK;
                                                package body name:
package body PROGRAM PACK is
                                                must be the same as
  constant PROP DELAY: TIME := 15ns;
                                                of its corresponding
                                                package declaration.
  function ISZERO(A: MVL) return boolean is
  begin
                                              Package
       if (A='0') return TRUE;
                                               body
       else return FALSE:
       end if:
  end function ISZERO:
end package body PROGRAM PACK;
```


# **Computation complexity**

- How fast an algorithm can run (or how good an algorithm is)? time complexity
  - "Interferences" in measuring execution time: types of CPU, speed of CPU, compiler etc.
- Described by Big-O notation
  - The complexity is in the order of functions such as  $1, \log_2 n, n, n \log_2 n, n^2, n^3, 2^n, etc$ .
  - Algorithm with  $O(2^n)$  is an intractable problem.
  - Frequently tractable algorithm for sub-optimal solution exists
- Many problem encountered in synthesis is intractable
  - Good VHDL code provides a good starting point for the local search

Chapter 6 ATL Hardware Design


# **Synthesis Guidelines**

- Be aware of the theoretical limitation of synthesis software
- Be aware of hardware complexity of different VHDL operators
- Isolate tri-state buffers from other logic and code them in a separate segment
- Unless there is a compelling reason, use a multiplexer instead of an internal tri-state bus
- Avoid using the '-' value of the std logic data type as an input value
- In RT-level description, there is no effective way to eliminate glitches from a combinational circuit. We should deal with the glitches rather than attempting to derive a glitch-free combinational circuit.
- Do not use delay-sensitive design in RT-level description.



Setup time violation and maximal clock rate  $t_3 < t_4$  $t_1$   $t_2$  $t_3 = t_0 + T_{cq} + T_{next(max)}$ clk  $t_4 = t_5 - T_{setup} = t_0 + T_c - T_{setup}$ Tcq state\_reg T<sub>next(max)</sub>  $T_{cq} + T_{next(max)} + T_{setup} < T_c$   $T_{c(min)} = T_{cq} + T_{next(max)} + T_{setup}$ T<sub>next(min)</sub> s2 state\_next s1 . Hardware Design by P. Chu invalid value (transient period)

RTL Hardware Design



# Poor design practice and remedy

- Misuse of asynchronous reset
  - Glitches in output
  - Glitches in asynchronous reset signal
  - Difficulties in timing analysis
  - load "0000" synchronously
- · Misuse of gated clock
  - Gated clock width can be narrow
  - Gated clock may pass glitches of 'en'
  - Difficult to design the clock distribution network
  - use a synchronous enable
- Misuse of derived clock
  - Multiple clock distribution network
  - Difficulties in timing analysis
  - use a synchronous one-clock enable pulse

# **Course Learning Outcome**

- I have an ability to use the hardware description language VHDL and the development environment Vivado to document, to simulate and to synthesize digital systems.
- 2. I have an ability to design a digital circuit to realize specified combinational and squential functions.
- 3. I have an ability to evaluate and tradeoff the performance and cost of the designs.
- 4. I have an ability to design and implement digital system to solve reasonably complex practical problems.
- 5. I have an ability to communicate effectively with peer students and professors.
- 6. I have an ability to function effectively on a team to collaboratively establish goals, plan tasks, and meet objectives.

EE332 Digital System Design, by Yu Yajun -- 2019