
CSUS CPE166 Dummy Exercise Student Name: Xawier Abusel

You need to upload the solution in multi-page PDF or WORD file format on the canvas course website.

You must write down your name on your solution sheets.

1. Complete the Verilog HDL design for the circuit below.



module ex1 (M, N, P, Y); input MNP output [1:0] Y wire assign a = -M Nb= ~ MIN assign assign c= b 3e assign d= 63 ~a assign assign $Y[1] = \sim alc$; assign

endmodule

 Write a testbench for the above circuit. You must generate testing cases for all possible values of M, N, and P.

module ext_+b;

reg
$$N, N, P;$$

wire [1:0]Y;

ext $XI(.M(M); .N(N), .P(P), .Y(Y))$;

initial

began

 $M = 0; N = 0; P = 0;$
 $M = 0; N = 1; P = 0;$
 $M = 0; N = 1; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$
 $M = 0; N = 0; P = 0;$

endmodule

3. Design a counter circuit in Veirlog. The counter counts from 0 to 220 and then repeats.