

**California State University, Sacramento
The College of Engineering and Computer Science**

CPE 166 Advanced Logic Design


Final Exam

Fall 2020

Student Name: Xavier Howell

1. [21 points] Mark the correct answer or fill out blanks for the following questions. Every question has only one correct answer.


1). [True] [False] The diagram below shows parallel JTAG boundary scan.



2). [True] [False]

Consider the binary message 111001, and a generating polynomial $P(x) = x^3 + x + 1$. Then for error correction and detection, the CRC bits attached at the end of the above 6-bit message should be 101.


3). [True] [False] The circuit below has static-0 hazard.





4). [True] [False] Reducing the clock rate can increase the mean time between failure (MTBF) value.

5). [True] [False] Xilinx CLB is used to implement the input and output functions of an FPGA device.

6). In the follower linear feedback shift register circuit, suppose the currently loaded binary values are Q3Q2Q1 = "001", after two clock cycles, the register binary values will be Q3 Q2 Q1 = .



3. [24 points] Use hierarchical design strategy to implement the circuit shown below in Verilog. When scan is true, the system should shift the testing data TDI through all scannable registers and move out through signal TDO. When scan is false, the system should work in the normal mode.



```

module dff (D, CLK, Q);
    input D, CLK;
    output Q;
    always @ (posedge CLK)
        Q = D;
endmodule

```

```

module mux (D1, D0, S, Y);
    input D1, D0, S;
    output Y;
    assign Y = S?D1:D0;
endmodule


module topcir ( TDI, DIN, clk, scan, TDO, DOUT );
    input TDI, CLK, scan;
    input [4:1] DIN;
    output TDO;
    output [4:1] DOUT;
    wire [4:1] W;
    assign TDO = DOUT[4];
    mux m0 (.D1(TDI), .D0(DIN[1]), .S(scan), .Y(W[1]));
    mux m1 (.D1(DOUT[0]), .D0(DIN[2]), .S(scan), .Y(W[2]));
    mux m2 (.D1(DOUT[1]), .D0(DIN[3]), .S(scan), .Y(W[3]));
    mux m3 (.D1(DOUT[2]), .D0(DIN[4]), .S(scan), .Y(W[4]));
endmodule

```

```
dff d0 (.D(W0]), .CLK(CLK), .Q(DOUT[1]));  
dff d1 (.D(W[2]), .CLK(CLK), .Q(DOUT[2]));  
dff d2 (.D(W[3]), .CLK(CLK), .Q(DOUT[3]));  
dff d3 (.D(W[4]), .CLK(CLK), .Q(DOUT[4]));
```

endmodule

7). The transmission line circuit is shown below.



Calculate reflection coefficient at the load pload.

Your answer: .5 -j

Calculate the load voltage after the first reflection.

Your answer: .60 -j

Calculate the steady state load voltage.

Your answer: .14 -j

2. [15 points] Draw the synthesized schematics for the following Verilog codes.

```

reg q1, q2, w;
wire a, b, c, d, e, f, s;


assign d = ~a & b | c ;
assign f = d ^ e;

always@(posedge clk)
begin
    q1 <= q2;
    q2 <= f;
end

always @( s or q1 or q2 or a )
begin
    if(s)
        w = q1;
    else
        w = q2 & a;
end

```

Your Schematic:



4. [15 points] An SRAM has 8-bit databus and 6-bit address bus. The SRAM function table is shown below:

WE	CS	OE	I/O	Function
X	L	X	High-Z	Standby
L	H	L	High-Z	Output Disabled
L	H	H	Dout	Read Data
H	H	X	Din	Write Data

CS, WE, and OE signals in the above function table are high active. Design the above SRAM in VHDL.

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ram is
port (    address : IN STD-LOGIC-VECTOR(6DOWNTO 0);
           data  : INOUT STD-LOGIC-VECTOR(8 DOWNTO 1),
           cs   : IN STD-LOGIC ;
           we   : IN STD-LOGIC ;
           oe   : IN STD-LOGIC );
end ram;
architecture beh_ram of ram is
type memory is array (0 to 63) of STD-LOGIC-VECTOR(7 DOWNTO 0);
signal mem:memory;
begin
  Mem-write:
  process(address,data,cs,we)
  begin
    if (cs='1' and we='0') then
      mem(conv_integer(address))<=data;
    end if;
  end process

  Mem-read:
  process(address,cs,we,oe,mem)
  begin
    if (cs = '1' and we = '0' and oe = '1') then
      data <= mem(conv_integer(address));
    else
      data <= (others => 'Z');
    end if;
  end process;
end beh_ram;

```

5. [25 points] Implement a **VHDL** design, which writes "11100111" to all of the address locations of the SRAM you designed in question 4. Use SRAM you designed in question 4 as one component in your question 5 design.

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity fsm is:
    port(CLK, reset: in std-logic;
        data: inout std-logic-vector(7 downto 1);
        address: out std-logic-vector(6 downto 1);
        CS, WE, OE: out std-logic);
end fsm;

```

architecture beh of fsm is:

```

type state-type is (S0, S1, S2);
signal state: state-type;
signal CNT: std-logic-vector(6 downto 1);
begin
    CS <= '1';
    address <= CNT;
process(CLK, reset)
begin
    if (reset = '1') then
        state <= S0;
        CNT <= "000000";
    else if (CLK = '1' and CLK event) then
        case state is
            when S0 =>
                state <= S1;
                CNT <= "000000";
            when S1 =>
                state <= S2;
                CNT <= "000000";
            when S2 =>
                CNT <= CNT + 1;
                if (CNT < 64) then
                    state <= S2;
                end if;
        end case;
    end if;
end process;

```

```

else
    state <= S3;
else if ...
when others =>
    CNT <= "000000";
    state <= S1;
end case;
end if;

```

```

when others =>
    CNT <= "000000";
    state <= S1;
end if;
end process;

```

```

process(state)
begin
    case state is
        when S0 =>
            WE <= '1'; OE <= '0';
            data <= "11100111";
        when S1 =>
            WE <= '1';
            data <= "11100111";
        when S2 =>
            WE <= '1';
            data <= "11100111";
        when others =>
            WE <= '0'; OE <= '0';
            data <= "11100111";
    end case;
end process;

```

```

end case;
end process;
end beh;

```