Xavier Howell 10/10/20

CPE 166

LAB 2: PROF. PANG

Table of Contents		
Lab 2	Part 1:	
200 2	· are i.	
 3 By 3 Binary Combinational Array Multiplier 		Binary Combinational Array Multiplier
	0	Half Adder
	0	Full Adder
	0	Multiplier

11.

Lab 2 Part 2:

- 8 Bit Carry Select Adder
 - 4 Bit Ripple Carry Adder
 - Multiplexer (MUX)
 - o MUXB
 - o 8 Bit Carry Select Adder

III.

Lab 2 Part 3:

- Two Speed BCD Counter
 - Clock Divider
 - o MUX
 - o BCD Counter
 - o Two Speed BCD Counter


IV.


Lab 2 Part 4:


- Automatic Beverage Vending Machine
 - o State Diagram
 - Verilog
 - o Testbench

Lab Part 1.

Procedure: The purpose of this lab is to create a 3 by 3 combinational array multiplier. In order to do it we need a half adder and a full adder.










Lab Part 2.

Procedure: The purpose of this lab is to create a 8 bit carry selecter adder. In order to do this we need a 4 bit ripple carry adder, a MUX or Multiplexer, and a modified version of MUX – MUXB.









Lab Part 3.

Procedure: The purpose of this lab is to create a two speed BCD counter. In order to do this we need a clock divider, another MUX.




```
Project Summary × top.v × clkdiv10.v × bcd.v ×
                                                                                                                                                              ? 🗆 🖸
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/Lab2P.3.srcs/sources_1/new/bcd.v
Q \mid \square \mid + \mid \rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q
                                                                                                                                                                   ø
23 module bcd(clk,reset,dout);
29
30 wire clk;
31 wire reset;
32 initial dout = 0;
35 always@(posedge (clk))
dout <=0;
else if (dout<9)
begin
40 🖯
       dout<= dout + 1;
end else if (dout==9)
begin
41
42 🗐
43 🖨
44
45 🖨
        dout <=0;
         end
46 🖹
47 🖨
48
          end
         endmodule
Project Summary x top.v x clkdiv10.v x bcd.v x top_tb.v x
                                                                                                                                                                 C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/Lab2P.3.srcs/sim_1/new/top_tb.v
Q \mid \square \mid + \mid \rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q
                                                                                                                                                                   ø
10 // Target Devices:
11 // Tool Versions:
12 // Description:
                                                                                                                                                                    ۸
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0
    // Revision 0.01 - File Created
18 // Additional Comments:
23 nodule top_tb;
24 reg clk;
25 reg s;
26 wire [3:0] y;
28 top ul(.clk(clk), .s(s), .y(y));
30  initial 31 begin
33 clk=1'b0;
34 #100 s=1'b0;
35 #100 s=1'b1;
        clk=l'b0; s=l'b0;
36 🖨 end
37 : always #10 clk = ~clk;
38 \(\hhc)\) endmodule
39
```



Lab Part 4.

Procedure: The purpose of this lab is to create a automatic beverage machine. We will combine all the previous parts of this lab to create it.

```
Project Summary x ven.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.4/Lab2P.4.srcs/sources_1/new/ven.v
Q \mid \square \mid \leftarrow \mid \rightarrow \mid X \mid \square \mid \square \mid X \mid // \mid \square \mid Q
                                                                                                                                                                           Ф
 23 module ven(clock, reset, one, two, five, d, r, current state);
 input clock;
input reset;
input one, two, five;
 28 output [3:0]r;
29 output d;
 30 output [2:0]current_state;
 31
 37 parameter idle = 3'b000;
 38 parameter s1 = 3'b001;
39 parameter s2 = 3'b010;
40 parameter s3 = 3'b011;
41 parameter s4 = 3'b100;
 42 parameter s5 = 4'b101;
 43
 44 - always@(posedge clock or posedge reset)
 45  begin
46  if
           if (reset)
          begin
          current_state <= idle;
end else</pre>
 48
 49 🖨
50 🖨
          begin
            current_state <= next_state;
 51
Project Summary × ven.v ×
 C:/Users/howel/Desktop/School/166/LAB2/Lab2P.4/Lab2P.4.srcs/sources_1/new/ven.v
 ø
 49 🖨
           end else
         begin
               current_state <= next_state;
          end
 52 🖨
 53 end
 54 |
55 | always@(current_state or one or two or five)
 56 🖨 begin
 57 🖨
58 🖨
            case(current_state)
          idle:
          if(one) next_state = s1;
else if(two) next_state = s2;
 60 🖨
61 🖨
               else if(five) next state = s5;
 62 🖨
               else next_state = idle;
 64 🖨
            if(one) next_state = s2;
 66 🖨
67 🖨
               else if(two) next_state = s3;
                else if(five) next state = s5;
               else next_state = sl;
 69 :
70 🖨
           s2:
            if(one) next_state = s3;
 72 ♥
73 ♥
                else if(two) next_state = s4;
                else if(five) next_state = s5;
 74 🖨
                else next_state = s2;
                if(one) next_state = s4;
 78 🚊
                else if(two) next_state = s5;
```




```
Project Summary × ven_tb.v ×
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ? 🗗 🖸
  C:/Users/howel/Desktop/School/166/LAB2/Lab2P.4/Lab2P.4.srcs/sim_1/new/ven_tb.v
   Q_{i} \mid \exists i \mid A_{i} 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Ф
              // Target Devices:
 10
                // Tool Versions:
 11
              // Description:
 13
             // Dependencies:
 14
  15
  16
               // Revision:
  17
               // Revision 0.01 - File Created
  18
                // Additional Comments:
 20 🚊 ///////
 21
 22
 23 🗇 module ven_tb();
             reg clock,reset,one,two,five;
wire d;
 24
 25
             wire [3:0]r;
wire [2:0]wl;
 27
 28
 yen venl(.clock(clock),.reset(reset),.one(one),.two(two),.five(five),.d(d),.r(r),.current_state(wl));
 31
               initial clock = 0:
 32
              always #10 clock = ~clock;
 33
 34 🗐 initial begin
 35
                             reset=1; one=0; two=0; five=0;

$20 reset=0; one=0; two=1; five=0;

$20 reset=0; one=1; two=0; five=0;

$20 reset=0; one=0; two=0; five=1;
 36
  38
 39
  40
                             #20 reset=1;
                                                                              one=0; two=0; five=0;
  41
                               #20 reset=0;
                                                                                 one=0; two=0; five=1;
 42
                              #20 reset=1;
                                                                                one=0; two=0; five=0;
 43
                                                                                one=0; two=1; five=0;
                              #20 reset=0;
                               #20 reset=0;
                                                                                 one=1; two=0; five=0;
 45
                               #20 reset=0;
                                                                                  one=0; two=0; five=1;
 46
                               #20 reset=0;
                                                                                one=1; two=0; five=0;
  47
                              #20 reset=1; one=0; two=0; five=0;
  48
                              #20 $stop;
 49 🖨 end
 50
              initial $monitor($time, ". reset=8b, one=8b, two=8b, five=8b, d=8b, r=8b, w1=8b",reset,one,two,five,d,r,w1);
 53 @ endmodule
```



Conclusion:

In conclusion we created a vending machine that counts credits and distributes a beverage. This vending machine is considered a finite state machine. Meaning the machine can be in any one state at a given time and essentially constantly runs ready for another input at any given time. States in the machine can be infinite and represent different functions of the machine.