CPE 166 Advanced Logic Design

LAB #3

XAVIER HOWELL

Table of contents

- 1. Introduction
- 2. Lab Report
 - 3.1 (7,4) Hamming Code Generator
 - 3.2 Pseudorandom Number Generator
 - 3.3 Algorithmic State Machine
 - 3.4 Stopwatch Design
- 3. Conclusion

Introduction

In this lab we further implement the deign of VHDL. VHDL is a hardware programming language designed in the 80's. It is like Verilog but has a higher level of description. In this lab we use VHDL to program 4 main logic circuits. First is a Hamming code generator. Next is a pseudorandom number generator. Pseudorandom - "(of a number, a sequence of numbers, or any digital data) satisfying one or more statistical tests for randomness but produced by a definite mathematical procedure." Essentially is a random number generator created by a math equation. After that we created a algorithmic state machine. This is simply a state machine but created with a flowchart. The same way we would set up procedural code as a beginner with flowgorithm. The last part of this lab was to create a stopwatch. I was not able to complete this final step.


Report

3.1 Design: Hamming Code is the use of extra parity bits to allow the correction of a single bit Error. Hamming can detect up to two-bit errors or correct one-bit errors without detection of uncorrected errors. The purpose of part one is to do (7,4). That is a code generator that encodes four bits of data into seven.

```
3.1 VHDL
20
21
22 library ieee;
23
24 use ieee.std logic 1164.all;
25
26  use work.MY_PACK.all;
27
28 - entity PAR is
29
30 | port(db: in std logic vector(2 downto 0);
31 pb: out std logic);
32 @ end PAR;
33
34 - architecture ARCH of PAR is
35
36 | begin
37 ;
     pb <= PARITY(db);</pre>
38 end ARCH;
```

```
19 ⊡ -----
20
21
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_arith.all;
25     use IEEE.std_logic_unsigned.all;
26    use work.MY_PACK.all;
27
28 -- Uncomment the following library declaration if using
   -- arithmetic functions with Signed or Unsigned values
30
   --use IEEE.NUMERIC STD.ALL;
31
32 | -- Uncomment the following library declaration if instantiating
33 -- any Xilinx leaf cells in this code.
34 --library UNISIM;
35 ☐ --use UNISIM.VComponents.all;
36
37 \bigcirc entity hamming is
38 Port (D7,D6,D5,D3 : in std_logic;
        DOUT : out std_logic_vector (7 downto 1));
39
40 end hamming;
41
42 architecture Behavioral of hamming is
43 begin
44
      dout <= ((D7) & (D6) & (D5) & (PARITY(D7&D6&D5)) & (D3) & (PARITY(D7&D6&D3)) & (PARITY(D5&D7&D3)));
45
46
47 and Behavioral;
48
```


3.1 Testbench



3.2 Design: Part two is two build a linear feedback shift resister. A linear feedback shift register (also known as a LFSR is a shift register whose input bit is the output of a linear logic function of two or more of its previous states. We will be using this to generate a random number generator.

```
3.2 VHDL
 20
 21
 22 | library IEEE;
 23 | use IEEE.std logic 1164.ALL;
 24
25 entity lfsr IS
26     port (reset, clk: in std logic;
 27
                output: out std logic vector (4 downto 0));
28 @ end lfsr;
29
30 architecture beh of lfsr is
 31 signal m : std_logic_vector (4 downto 0);
 32 | begin
 33
 34 process (reset,clk)
 35 :
        begin
 36 ⊡
              if(reset = 'l') then
 37
                  m \ll (0 \Rightarrow '1', others \Rightarrow '0');
            elsif(rising edge(clk)) then
 38
 39
                  m(4 \text{ downto } 1) \le m(3 \text{ downto } 0);
 40
                  m(0) \le m(1) \times m(4);
 41 🗇
             end if;
 42 🗇
         end process;
 43
       output<=m;
 44 🖯
       end beh;
 45
```

3.2 Testbench



3.3 Design: Part three was a simple implementation of a ASM chart. These charts are a simpler way to look at and design circuits. The follow picture is of the chart we used. After design the parts and running the testbench we can trace back through the chart and make sure it flows logically.

This project is to implement the following ASM charts and run simulations using VHDL.





Figure 1. ASM diagram

```
3.3 VHDL
 20
 21
22 | library ieee;
23 use ieee.std logic 1164.all;
 24
 25 - entity ASM is
26 port(reset, clk, x: in std logic;
27
        yl: out std logic;
 28
         y0, z: out std logic vector (1 downto 0);
 29
        ckcs, ckns: out std logic vector (1 downto 0));
 30 @ end ASM;
 31
 32 - architecture behavioral of ASM is
 33
 34 | constant SO: std logic vector(1 downto 0) := "00";
 35 constant S1: std logic vector(1 downto 0) := "01";
 36 | constant S2: std logic vector(1 downto 0) := "10";
 37 : constant S3: std logic vector(1 downto 0) := "11";
 38 signal cs, ns: std logic vector(1 downto 0);
 39
 40 begin
 41
       ckns <= ns;
        ckcs <= cs;
 42
43 process(reset, clk) begin
 44 \bigcirc if(reset = '1') then
 45 cs <= S0;
 46 | elsif(rising_edge(clk)) then
 47 cs <= ns;
 48 \(\hat{\text{-}}\) end if;
 49
50 \(\hat{\text{-}}\) end process;
```

```
51 ;
52 process(cs, x)
53 | begin
54 🖯
        case(cs) is
55 🖨
       when S0 =>
56 ⊖
       if(x = 'l') then
57
        ns <= S1;
58 ;
       else
59
       ns <= S0;
60 🖨
       end if;
61
62 🖨
       when S1 => if
63
        (x ='1') then
64
        ns <= S1;
65 :
       else
66
       ns <= S2;
67 🖨
       end if;
68
69 🖨
        when S2 =>
70 ⊖
       if(x = 'l') then
71
       ns <= S1;
72 ;
       else
73
       ns <= S3;
74 🖨
        end if;
75
76 🖨
       when S3 =>
77 🗀
       ns <= S0;
78 🖨
       when others =>
79 🖨
       ns <= S0;
80 🖨
       end case;
81
82 ∩ end process;
83
84
       yl <= '1' when (cs = S1) else '0';
        y0(0) <= '1' when (cs = S2) else '0';
        y0(1) <= '1' when (cs = S3) else '0';
87
        z(0) \le '1' when (cs = S1) and (x = '1') else '0';
         z(1) \le '1' when (cs = S2) and (x = '1') else '0';
88
89
90 end Behavioral;
91 :
```

3.3 Testbench



Conclusion

In conclusion this lab exposed me to VHDL design. I may still prefer Verilog for its simpler/lower level design. The biggest take away for me was the introduction to ASM charts. Having a visualization for your development helps better understand and trace through testbenches to know your programing is running correctly.