

Xavier Howell
10/10/20

CPE 166

LAB 2: PROF. PANG



Table of Contents

I.

Lab 2 Part 1:

- 3 By 3 Binary Combinational Array Multiplier
 - Half Adder
 - Full Adder
 - Multiplier

II.

Lab 2 Part 2:

- 8 – Bit Carry Select Adder
 - 4 – Bit Ripple Carry Adder
 - Multiplexer (MUX)
 - MUXB
 - 8 – Bit Carry Select Adder

III.

Lab 2 Part 3:

- Two – Speed BCD Counter
 - Clock Divider
 - MUX
 - BCD Counter
 - Two Speed BCD Counter


IV.

Lab 2 Part 4:

- Automatic Beverage Vending Machine
 - State Diagram
 - Verilog
 - Testbench

Lab Part 1.

Procedure: The purpose of this lab is to create a 3 by 3 combinational array multiplier. In order to do it we need a half adder and a full adder.



```
1  `timescale 1ns/1ps
2  // NAME: Xavier Howell
3  // Project: Lab2 Part 3 Multiplier
4
5
6  module multi(p,x,y);
7      output [5:0]p;
8      input  [2:0]x;
9      input  [2:0]y;
10
11      wire a0,a1,a2,b0,b1,c0,c1;
12      assign p[0]=(x[0] & y[0]);
13
14      ha ha0(.a(x[1] & y[0]),.b(x[0] & y[1]),.sum(p[1]),.ct(a0));
15      ha ha1(.a(a1),.b(x[2] & y[1]),.sum(b1),.ct(a2));
16      ha ha2(.a(b0),.b(x[0] & y[2]),.sum(p[2]),.ct(c0));
17      fa fa0(.a(x[2] & y[0]),.b(x[1] & y[1]),.sum(b0),.ct(a1),.cin(a0));
18      fa fa1(.a(b1),.b(x[1] & y[2]),.sum(p[3]),.ct(c1),.cin(c0));
19      fa fa2(.a(a2),.b(x[2] & y[2]),.sum(p[4]),.ct(p[5]),.cin(c1));
20
21  endmodule
```

Project Summary x myl2.3 x myl2.1 x myl2.2 x

C:/Users/howel/Desktop/School/166/LAB2/Lab2P.1/Lab2.1.srcs/sources_1/new/myl2.2

Q

📁

↶

↷

✂

📄

📄

✖

//

📄

💡

1

// NAME: Xavier Howell

2

// Project: Lab2 Part 2 Full Adder

3

4

module fa(a,b,cin,sum,ct);

5

input a,b,cin;

6

output sum,ct;

7

wire s,c,p;

8

9

ha g1(.a(a), .b(b), .sum(s), .ct(c));

10

ha g2(.a(cin), .b(s), .sum(sum), .ct(p));

11

12

assign ct = p[0];

13

endmodule

Project Summary x myl2.3 x myl2.1 x

C:/Users/howel/Desktop/School/166/LAB2/Lab2P.1/Lab2.1.srcs/sources_1/new/myl2.1

Q

📁

↶

↷

✂

📄

📄

✖

//

📄

💡

1

module ha (a,b,sum,ct);

2

// NAME: Xavier Howell

3

// Project: Lab2 Part 1 Half Adder

4

5

input a,b;

6

output sum,ct;

7

wire s,c,p;

8

xor g1(sum,a,b);

9

and g2(ct,a,b);


10

endmodule

11


```
Project Summary x myl2.3 x myl2.1 x myl2.2 x myl2.3_tb x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.1/Lab2.1.srscs/sim_1/new/myl2.3_tb

1 `timescale 1ns/1ps
2
3 module multi_tb;
4     reg [2:0]x;
5     reg [2:0]y;
6     wire [5:0]p;
7
8     multi mulitf(.p(p),.x(x),.y(y));
9
10    initial
11    begin
12
13        x=3'b000; y=3'b000;
14        #5 x=3'b001; y=3'b001;
15        #5 x=3'b010; y=3'b010;
16        #5 x=3'b011; y=3'b011;
17        #5 x=3'b100; y=3'b100;
18        #5 x=3'b101; y=3'b101;
19        #5 x=3'b110; y=3'b110;
20        #5 x=3'b111; y=3'b111;
21        #5 $stop;
22
23    end
24    initial $monitor($time, "x=%d, y=%d, p=%d", x,y,p);
25 endmodule
```



Lab Part 2.

Procedure: The purpose of this lab is to create a 8 bit carry selector adder. In order to do this we need a 4 bit ripple carry adder, a MUX or Multiplexer, and a modified version of MUX – MUXB.



```
22
23
24 module csa8(a, b, cin, sum, cout);
25     input cin;
26     input [7:0] a, b;
27     output cout;
28     output [7:0] sum;
29     wire m;
30     wire [1:0] c;
31     wire [7:0] sa, sb;
32
33
34     rca g1(.a(a[3:0]), .b(b[3:0]), .cin(cin), .sum(sum[3:0]), .cout(m));
35     rca g2(.a(a[7:4]), .b(b[7:4]), .cin(1), .sum(sb[7:4]), .cout(c[1]));
36     rca g3(.a(a[7:4]), .b(b[7:4]), .cin(0), .sum(sa[7:4]), .cout(c[0]));
37
38     muxb g4(.d0(sa[7:4]), .d1(sb[7:4]), .s(m), .y(sum[7:4]));
39
40     mux g5(.s(m), .d0(c[0]), .d1(c[1]), .y(cout));
41 endmodule
42
43
44 //module csa8(a,b,cin,ct,sum);
45 //input [7:0] a;
46 //input [7:0] b;
47 //input cin;
48
49 //output [7:0] sum;
50 //output ct;
51
52 //wire m,c2,c3;
53 //wire [7:0] sa;
54 //wire [7:0] sb;
```

```
Untitled 1* x csa8.v x rca4.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.2/Lab2P2.srscs/sources_1/new/rca4.v

13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module rca(a, b, cin, sum, cout);
24
25 input [3:0] a, b;
26 input cin;
27
28 wire [2:0] car;
29
30 output [3:0] sum;
31 output cout;
32
33 fullAdder g1(.a(a[0]), .b(b[0]), .cin(cin), .sum(sum[0]), .cout(car[0]));
34 fullAdder g2(.a(a[1]), .b(b[1]), .cin(car[0]), .sum(sum[1]), .cout(car[1]));
35 fullAdder g3(.a(a[2]), .b(b[2]), .cin(car[1]), .sum(sum[2]), .cout(car[2]));
36 fullAdder g4(.a(a[3]), .b(b[3]), .cin(car[2]), .sum(sum[3]), .cout(cout));
37
38 endmodule
39
40
41 //module rca4(a,b,cin,ct,sum);
42 //input [3:0]a;
43 //input [3:0]b;
44 //input cin;
45 //output ct;
46 //output [3:0]sum;
```

```
Untitled 1* x csa8.v x rca4.v x muxb.v x mux.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.2/Lab2P2.srscs/sources_1/new/mux.v

3 // Company:
4 // Engineer:
5 //
6 // Create Date: 09/22/2020 09:18:46 PM
7 // Design Name:
8 // Module Name: mux
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////
21
22
23 module mux(d1,d0,s,y);
24 input d1,d0,s;
25 output y;
26 reg y;
27
28 always@(d1 or d0 or s)
29 begin
30 if(s) y=d1;
31 else y=d0;
32 end
33
34 endmodule
35
```

Untitled 1* x csa8.v x rca4.v x muxb.v x


C:/Users/howel/Desktop/School/166/Lab2/Lab2P.2/Lab2P2.srcs/sources_1/new/muxb.v

```
5 //
6 // Create Date: 09/22/2020 09:57:00 PM
7 // Design Name:
8 // Module Name: muxb
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module muxb(d0,d1,s,y);
24 input [3:0] d0;
25 input [3:0] d1;
26 input s;
27 output [3:0] y;
28 reg [3:0]y;
29
30 always@(d0 or d1 or s)
31 begin
32 if(s) y=d1;
33 else y =d0;
34 end
35
36 endmodule
37
```

Project Summary x csa8.v x rca4.v x muxb.v x mux.v x csa8_tb.v x


C:/Users/howel/Desktop/School/166/Lab2/Lab2P.2/Lab2P2.srcs/sim_1/new/csa8_tb.v

```
26 //reg cin;
27
28 //wire [7:0]sum;
29 //wire ct;
30
31 //csa8 c1(.a(a),.b(b),.cin(cin),.ct(ct),.sum(sum));
32 reg [7:0] a, b;
33 reg cin;
34 wire cout;
35 wire [7:0] sum;
36 csa8 u1(.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
37
38 initial
39 begin
40     a=0;   b=0;   cin=0;
41     #5 a=1; b=0;   cin=0;
42     #5 a=20; b=26; cin=0;
43     #5 a=35; b=32; cin=0;
44     #5 a=50; b=55; cin=0;
45     #5 a=100; b=10; cin=0;
46     #5 a=120; b=10; cin=0;
47     #5 a=0;   b=0;   cin=1;
48     #5 a=1;   b=0;   cin=1;
49     #5 a=20;  b=26;  cin=1;
50     #5 a=35;  b=32;  cin=1;
51     #5 a=50;  b=55;  cin=1;
52     #5 a=100; b=10;  cin=1;
53     #5 a=120; b=10;  cin=1;
54     #5 $stop;
55 end
--
```

Lab Part 3.

Procedure: The purpose of this lab is to create a two speed BCD counter. In order to do this we need a clock divider, another MUX.



```
Project Summary x top.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/srcs/sources_1/new/top.v

5 //
6 // Create Date: 10/04/2020 08:19:09 PM
7 // Design Name:
8 // Module Name: top
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module top(clk,s,y);
24 input clk;
25 input s;
26 output [3:0] y;
27 wire clkd,clk;
28
29 clkdiv10 g1(.clk1(clk), .clk2(clkd));
30 mux g2(.d0(clk), .d1(clkd), .s(s), .y(clky));
31 bcd g3(.clk(clky), .dout(y[3:0]));
32
33 endmodule
34

Project Summary x top.v x clkdiv10.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/srcs/sources_1/new/clkdiv10.v

10 Save File (Ctrl+S) S:
11 // root versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module clkdiv10(clk1,clk2);
24 input clk1;
25 output clk2;
26
27 parameter N = 10;
28 reg[3:0] out=0;
29
30 always @ (posedge clk1)
31 begin
32 if (out == N-1)
33 out <= 0;
34 else
35 out <= out+1;
36 end
37 assign clk2 = (out<N/2) ?1'b0:1'b1;
38 endmodule
39
```

Project Summary x top.v x clkdiv10.v x bcd.v x

C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/srcs/sources_1/new/bcd.v

Q

📁 ↶ ↷ ✂ 📄 📄 ✖ //

⚙

19

//

20

////////////////////////////////////

21

22

23

module bcd(clk,reset,dout);

24

25

input clk;

26

input reset;

27

output [3:0] dout;

28

reg [3:0] dout;

29

30

wire clk;

31

wire reset;

32

33

initial dout = 0;

34

35

always@(posedge (clk))

36

begin

37

if (reset)

38

dout <=0;

39

else if (dout<9)

40

begin

41

dout<= dout + 1;

42

end else if (dout==9)

43

begin

44

dout <=0;

45

end

46

end

47

endmodule

48

Project Summary x top.v x clkdiv10.v x bcd.v x top_tb.v x

C:/Users/howel/Desktop/School/166/LAB2/Lab2P.3/srcs/sim_1/new/top_tb.v

Q

📁 ↶ ↷ ✂ 📄 📄 ✖ //

⚙

10

// Target Devices:

11

// Tool Versions:

12

// Description:

13

//

14

// Dependencies:

15

//

16

// Revision:

17

// Revision 0.01 - File Created

18

// Additional Comments:

19

//

20

////////////////////////////////////

21

22

23

module top_tb;

24

reg clk;

25

reg s;

26

wire [3:0] y;

27

28

top ul(.clk(clk), .s(s), .y(y));

29

30

initial

31

begin

32

33

clk=1'b0; s=1'b0;

34

#100 s=1'b0;

35

#100 s=1'b1;

36

end


37

always #10 clk = ~clk;

38


endmodule

39



Lab Part 4.

Procedure: The purpose of this lab is to create a automatic beverage machine. We will combine all the previous parts of this lab to create it.



The image displays two screenshots of a Verilog code editor, showing the implementation of a beverage machine state machine. The editor window is titled "ven.v" and shows the file path "C:/Users/howel/Desktop/School/166/LAB2/Lab2P.4/srcs/sources_1/new/ven.v".

The first screenshot shows the module definition and initial state setup:

```
22 module ven(clock, reset, one, two, five, d, r, current_state);
23
24 input clock;
25 input reset;
26 input one, two, five;
27
28 output [3:0]r;
29 output d;
30 output [2:0]current_state;
31
32 reg [3:0]r;
33 reg d;
34 reg [2:0]current_state;
35 reg [2:0]next_state;
36
37 parameter idle = 3'b000;
38 parameter s1 = 3'b001;
39 parameter s2 = 3'b010;
40 parameter s3 = 3'b011;
41 parameter s4 = 3'b100;
42 parameter s5 = 4'b101;
43
44 always@(posedge clock or posedge reset)
45 begin
46     if (reset)
47     begin
48         current_state <= idle;
49     end else
50     begin
51         current_state <= next_state;
52     end
53 end
```

The second screenshot shows the state transition logic:

```
54
55 always@(current_state or one or two or five)
56 begin
57     case(current_state)
58     idle:
59         if(one) next_state = s1;
60         else if(two) next_state = s2;
61         else if(five) next_state = s5;
62         else next_state = idle;
63
64     s1:
65         if(one) next_state = s2;
66         else if(two) next_state = s3;
67         else if(five) next_state = s5;
68         else next_state = s1;
69
70     s2:
71         if(one) next_state = s3;
72         else if(two) next_state = s4;
73         else if(five) next_state = s5;
74         else next_state = s2;
75
76     s3:
77         if(one) next_state = s4;
78         else if(two) next_state = s5;
```

The image shows a Windows desktop environment. In the foreground, a Notepad++ window is open, displaying a C++ program. The code is as follows:

```
1 // 计算两个整数的和、差、积、商
2 #include <iostream>
3 using namespace std;
4
5 int main()
6 {
7     int a, b;
8     cin >> a >> b;
9
10    // 计算两个整数的和、差、积、商
11    int sum, diff, prod, quot;
12    sum = a + b;
13    diff = a - b;
14    prod = a * b;
15    quot = a / b;
16
17    cout << "sum = " << sum << endl;
18    cout << "diff = " << diff << endl;
19    cout << "prod = " << prod << endl;
20    cout << "quot = " << quot << endl;
21
22    return 0;
23 }
```


The program prompts the user to enter two integers, which are then used to calculate their sum, difference, product, and quotient. The results are printed to the console. In the background, a Windows Command Prompt window is open, showing the execution of the program. The output is:

```
C:\Users\user>g++ 1.cpp -o 1.exe
C:\Users\user>1.exe
10
20
sum = 30
diff = -10
prod = 200
quot = 0
```

The Command Prompt shows the compilation of the program into an executable file named 1.exe, followed by its execution. The user enters the numbers 10 and 20, and the program outputs the calculated values for sum, difference, product, and quotient.

```
Project Summary x ven_tb.v x
C:/Users/howel/Desktop/School/166/LAB2/Lab2P.4/srcs/sim_1/new/ven_tb.v

10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module ven_tb();
24     reg clock,reset,one,two,five;
25     wire d;
26     wire [3:0]r;
27     wire [2:0]w1;
28
29     ven1(.clock(clock),.reset(reset),.one(one),.two(two),.five(five),.d(d),.r(r),.current_state(w1));
30
31     initial clock = 0;
32     always #10 clock = ~clock;
33
34     initial begin
35
36         reset=1;   one=0;   two=0;   five=0;
37         #20 reset=0; one=0;   two=1;   five=0;
38         #20 reset=0; one=1;   two=0;   five=0;
39         #20 reset=0; one=0;   two=0;   five=1;
40         #20 reset=1; one=0;   two=0;   five=0;
41         #20 reset=0; one=0;   two=0;   five=1;
42         #20 reset=1; one=0;   two=0;   five=0;
43         #20 reset=0; one=0;   two=1;   five=0;
44         #20 reset=0; one=1;   two=0;   five=0;
45         #20 reset=0; one=0;   two=0;   five=1;
46         #20 reset=0; one=1;   two=0;   five=0;
47         #20 reset=1; one=0;   two=0;   five=0;
48         #20 $stop;
49     end
50
51     initial $monitor($time, ". reset=%b, one=%b, two=%b, five=%b, d=%b, r=%b, w1=%b",reset,one,two,five,d,r,w1);
52
53 endmodule
```



Conclusion:

In conclusion we created a vending machine that counts credits and distributes a beverage. This vending machine is considered a finite state machine. Meaning the machine can be in any one state at a given time and essentially constantly runs ready for another input at any given time. States in the machine can be infinite and represent different functions of the machine.