


ADDRESS:A0,A1,A7,RD,WR,CSX

DATA:D[0..7]



#### Bus Connector/Buffers

XMICRO bus interface. Buffers provide isolation and reduced loading on bus lines.

Project: XMICRO-UDP Chris Weir

11/19/2019 8:13:02 PM Sheet:1/5



1 2 3 4 5 6

A

A

B

B

C


C

D

D

E

E



## Analog Video

Analog video processing. Encodes UDP video signals into Composite and S-Video usable by TV sets. Note: PAL operation is untested.


Project: XMICRO-UDP

Chris Weir

11/19/2019 8:13:02 PM

Sheet: 3/5

1 2 3 4 5 6



Wait State Generator Operation:

1. Assert WAIT on falling edge of chip select.
2. Hold it for at least one clock cycle.
3. Continue to assert WAIT as long as the VDP is asserting VWAIT.
4. Deassert WAIT at least 1/2 cycle after VWAIT goes high.

## Wait-State Generator





Pauses the CPU until the VDP is ready to complete a read or write cycle.

Project: XMICRO-UDP

Chris Weir

11/19/2019 8:13:02 PM

Sheet: 4/5



#### Misc.

Card ID register, general bypass capacitors, and unused gates.

Project: XMICRO-UDP

Chris Weir

11/19/2019 8:13:02 PM

Sheet: 5/5