



Department of Electrical and Electronic Engineering

Open Ended Lab Report

Semester: Fall 2020

Course Code: EEE208

Lab Section: 02

Name of the experiment: Frequency Response of Transistor Amplifier Circuit
--

Group No: 11

Group Members:


<i>Sl.</i>	<i>Name</i>	<i>ID</i>
1.	Asef Jamil Ajwad	19121040
2.	Adnan Miah	19121056

Date of submission: 26th December, 2020

Objective:

Study of the frequency response of a transistor amplifier circuit

Single Stage BJT Amplifier Circuit



Gain vs Frequency graph:

Initially all the values are fixed. The peak of the graph is found to be 40.8 dB.

The cutoff frequency would be 3 dB below the peak. Using that, the following data was obtained:

Lower Cutoff Frequency = 180 Hz

Upper Cutoff Frequency = 320 kHz

Bandwidth = 320 kHz

The unity gain is found at the 0 dB position.

Lower Frequency at unity gain = 2.11 Hz

Upper Frequency at unity gain = 34.66 MHz


Normal Circuit

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic2.sch

Date/Time run: 12/26/20 17:43:09

Temperature: 27.0

(A) Schematic2 (active)



Changing the value of RE:

The value of RE was varied from 1 k Ω to 100 k Ω . The following data was obtained:

RE (kΩ)	FL (Hz)	FH (MHz)	BW (MHz)	Gain (dB)
1	14.6	0.585	0.585	-13.0
5	97.4	0.649	0.649	35.5
10	53.4	1.10	1.10	30.3
50	12.2	2.74	2.74	17.1
100	6.75	3.42	3.42	11.2

From the data, we can see that when RE is set to 1 k Ω , the gain was negative, meaning there was no amplification. However, beyond 5 k Ω , the gain is positive. Increasing the RE beyond 5 k Ω would significantly decrease the gain, meaning a lower value is more preferable.


Changing RE

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic2.sch

Date/Time run: 12/26/20 14:49:31

Temperature: 27.0

(A) Schematic2 (active)



Changing the value of CE:

The value of CE was varied from 10 μF to 100 μF . The following data was obtained:

CE (μF)	FL (Hz)	FH (kHz)	BW (MHz)	Gain (dB)
10	833	320	320	40.8
15	555			
25	333			
50	169			
100	86.6			

From the data, we can see that changing CE has negligible impact on the upper cutoff frequency and gain. However, the lower cutoff frequency decreased slightly, meaning higher values of CE has slightly higher bandwidth.


Changing CE

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic2.sch

Date/Time run: 12/26/20 15:36:10

Temperature: 27.0

(A) Schematic2 (active)



Changing the value of RL:

The value of RL was varied from 1 k Ω to 100 k Ω . The following data was obtained:

RL (kΩ)	FL (Hz)	FH (kHz)	BW (kHz)	Gain (dB)
1	190	832.6	832.4	31.0
5	185	384.8	384.6	39.0
10	180	320.4	320.2	40.8
50	176	266.8	266.6	42.6
100	176	266.8	266.6	42.9

From the data, the higher the load, the lower the bandwidth. However, the gain is significantly lower at low load. This is not preferable as the gain should not change with load.


Changing RL

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic2.sch

Date/Time run: 12/26/20 15:43:06

Temperature: 27.0

(A) Schematic2 (active)



Changing the value of RS:

The value of RS was varied from 1 k Ω to 100 k Ω . The following data was obtained:

RS (kΩ)	FL (Hz)	FH (kHz)	BW (kHz)	Gain (dB)
1	180	320.4	320.2	40.8
5	111	160.2	160.1	33.1
10	92.5	138.7	138.6	28.3
50	70.2	123.3	123.2	15.4
100	67.5	121.7	121.6	9.57

From the data, a higher value of RS significantly drops the gain. The bandwidth has also dropped significantly. Therefore, a lower value of RS is highly preferred.


Changing RS

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic2.sch

Date/Time run: 12/26/20 16:00:50


Temperature: 27.0

(A) Schematic2 (active)



Dual Stage BJT Amplifier Circuit

A common collector amplifier is added before the previous amplifier.



Gain vs Frequency graph:

Initially all the values are fixed. The peak of the graph is found to be 42.9 dB.

The cutoff frequency would be 3 dB below the peak. Using that, the following data was obtained:

Lower Cutoff Frequency = 243 Hz

Upper Cutoff Frequency = 6.16 MHz

Bandwidth = 6.16 MHz

Clearly, adding the CC amplifier has greatly increased the bandwidth. There is also a slight boost in the gain.


Dual Amplifier

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic3.sch

Date/Time run: 12/26/20 16:55:22

Temperature: 27.0

(C) Schematic3 (active)



Changing the value of RL:

The value of RL was varied from 1 k Ω to 100 k Ω . The following data was obtained:

RL (kΩ)	FL (Hz)	FH (MHz)	BW (MHz)	Gain (dB)
1	253	16.9	16.9	33.1
5	247	8.89	8.89	41.1
10	243	7.31	7.31	42.9
50	240	5.93	5.93	44.7
100	240	5.93	5.93	45.0

From the data, again, the higher the load, the lower the bandwidth. The gain is still significantly lower at low load. The gain should not vary with load.


Changing RL

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic3.sch

Date/Time run: 12/26/20 17:00:50

Temperature: 27.0

(A) Schematic3 (active)



Changing the value of RS:

The value of RS was varied from 100 Ω to 10 k Ω . The following data was obtained:

RS (kΩ)	FL (Hz)	FH (MHz)	BW (MHz)	Gain (dB)
0.1	247	6.67	6.67	44.0
0.5	243	7.31	7.31	42.9
1	243	6.84	6.84	41.7
5	243	5.06	5.06	35.5
10	243	4.61	4.61	31.2

From the data, again, a higher value of RS significantly drops the gain. The bandwidth has also dropped significantly. Therefore, a lower value of RS is highly preferred.


Changing RS

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic3.sch

Date/Time run: 12/26/20 17:29:40


Temperature: 27.0

(A) Schematic3 (active)



Triple Stage BJT Amplifier Circuit

Another common collector amplifier is added after the dual stage amplifier.



Gain vs Frequency graph:

Initially all the values are fixed. The peak of the graph is found to be 38.6 dB.

The cutoff frequency would be 3 dB below the peak. Using that, the following data was obtained:

Lower Cutoff Frequency = 250 Hz

Upper Cutoff Frequency = 7.70 MHz

Bandwidth = 7.70 MHz

There has been a slight drop in gain and slight increase in bandwidth.


Triple Amplifier

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic4.sch

Date/Time run: 12/26/20 17:54:34

Temperature: 27.0

(A) Schematic4 (active)



Changing the value of RL:

The value of RL was varied from 1 k Ω to 100 k Ω . The following data was obtained:

RL (kΩ)	FL (Hz)	FH (MHz)	BW (MHz)	Gain (dB)
1	250	7.40	7.40	38.4
5				
10				
50				
100				


From the data, the graphs overlap. Changing the load does not affect the gain, thus triple gain amplifier is the best.

Changing RL

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic4.sch

Date/Time run: 12/26/20 17:57:09

Temperature: 27.0



Changing the value of RS:

The value of RS was varied from 100 Ω to 10 k Ω . The following data was obtained:

RS (kΩ)	FL (Hz)	FH (MHz)	BW (MHz)	Gain (dB)
0.1	250	6.93	6.93	39.7
0.5		7.70	7.70	38.6
1		7.40	7.40	37.4
5		5.70	5.70	31.2
10		5.70	5.70	26.9

From the data, again, a higher value of RS significantly drops the gain. The bandwidth has also dropped significantly. Therefore, a lower value of RS is highly preferred. The triple stage amplifier could not solve the RS issue.


Changing RS

* C:\Users\Asus\Desktop\Open Ended Lab\PSpice Files\Schematic4.sch

Date/Time run: 12/26/20 18:28:13

Temperature: 27.0

(A) Schematic4 (active)



Discussion:

Initially, it was found that R_E needs to be in a comprise value. Too low and there is no amplification. Too high, and the gain drops. The C_E should be chosen small as the bandwidth is slightly higher. Not much significant effect. The R_L would significantly affect the gain and bandwidth of the amplifier, even after adding a CC . It was after the second CC that the gain and bandwidth would remain constant no matter the gain. The second CC overcome the issue of varying R_L . The R_S would also affect the gain. All three amplifiers have the same issue, a lower value should be chosen for the gain to be high.