## Part 1

- 1. The critical path of the circuit is from f to n, which consists of two combinational logics and one DFF.
  - $t_{clk} \ge 4+2+5+3+2=16$  ns = shortest possible clock period.
  - Consequently, the fastest possible clock frequency = 1/16ns  $\approx 62.5$  MHz
  - If the hold time was 11ns instead, problems will occur at j and n at the two DFFs (possible a, b, and c), since now the hold time is greater than  $t_{c2q} + t_{comb}$  (9 and 8 ns respectively). One way to fix this hold time violation is to add delays to the combinational logic.
- 2. This logic will not synthesize as a combinational circuit because it has inferred latches for the output signals. For each *sel* pattern, only one of the outputs is assigned *a*, while the other three are assumed to hold their old values, which requires memory units. To fix this, one thing we could do is to assign 0 to all the outputs prior to the case statement; this way, the output signals will be 0 when they are not supposed to take the input value.
- 3. In this logic, output b is assigned multiple values in the always\_comb blocks. Thus, its actual value will be unknown during simulation. To fix this problem, remove the assignment in one of the always\_comb blocks or simply combine them into one always comb block and modify b only once.

## Part 2

a) How your testbench works, and why you think it is a sufficient way to test the design.

Do you have any ideas of how you could have designed a more robust testbench?

Our testbench loads input values and signals from a file generated using a C program. Besides the basic multiply and addition of some large numbers, it also tests the systems when one or both inputs are negative. The testbench also tests when the reset signal is asserted in the middle of computation to make sure the registers are cleared and function properly after a reset signal is asserted.

One way to improve this testbench is to try to have more test cases(in our case we had 100 random tests). In addition to random input values, we could also generate random valid\_in signals.

b) Create a test that causes the accumulator to overflow. Explain how you did it and what you observed. If you wanted the system that could detect when overflow happened, how would you do so?

This was accomplished by adding consecutive 1023\*1023 until the MAC unit overflowed to a negative number. Once overflow happened, -1024\*1023 was added to cause an underflow. This test case is marked in the testbench. If we want to accommodate this, one way is to keep a flag, whenever the operands are of the same sign, we set it to remind us to check to see if the result's sign bit is different from the operands. If they are, then a over/underflow has happened.

c) Report the area, power, and critical path locations you determined for different clock frequencies. Make sure you include units (e.g., um2). Explain why you chose these frequencies. Make sure you found the maximum reachable frequency. When you report the critical path location, make sure you explain where in the logic the location is. (Don't just copy/paste the location given in the report—explain it in a few words or a picture.)


The frequencies are chosen to better observe the changes in the Area, Power, and Critical Path of the synthesized design. The initial  $t_{\rm clk}$  was set to 1ns, which turned out to violate the slack time requirement. Thus 1.5ns was tried and the slack time turned out to be 0.0, which just barely met the requirement and turned out to be the minimum possible clock

period. The other three frequency values were observed to find a general correlation between clock frequency and the area, power, and critical path of the design.

There are tow critical paths observed: register a to f and register b to f. The paths should be the same since both of the input register outputs go through a multiplier and an adder. The critical path includes a/b register, which loads inputs a/b on each cycle, a multiplier, an adder, and finally the setup time of the output register f.

Frequency(MHz)	Clock T (ns)	Area (um <sup>2</sup> )	Power (uW)	Critical Path
200	5	961.589997	117.6423 + 21.3307	a_reg -> f_reg
500	2	1017.449999	321.2531 + 21.0148	a_reg -> f_reg
571.43	1.75	1042.719998	359.5861 + 21.8070	a_reg -> f_reg
666.67	1.5	1023.301993	408.9877 + 21.8447	b_reg -> f_reg
1000 (violated)	1	1177.847986	687.6696 + 27.4026	b_reg -> f_reg

d) Make graphs that show the relationships you found between clock frequency and both area and power. Explain the trends that you observed and explain why they occur. (Make graphs with clock frequency on the x-axis and area or power on the y-axis.)



With an exception at f=666.67MHz, in general both area and power increases as the clock frequency increases. This is expected since with higher frequencies, more computation jobs are done per second and thus the energy consumption increases. To accommodate higher frequencies, the synthesizer also needs to utilize more modules/logics to meet the short clock period.

- e) For the design you found with the maximum clock frequency, how much energy would your system consume if your system were to process a sequence of 50 cycles of input values? Assume you have to wait until the final output comes out of the system.

  To process 50 cycles of input values at 1.5ns clock period, the system consumes  $50(1.5 \text{ns})(408.9877 + 21.8447) \approx 0.0323 \text{nJ}$
- f) Would the energy you computed in question e. change if you change the clock frequency? Why or why not?
  - The energy consumption will not change if the clock frequency is changed. Power = Energy/Time, which means Energy = Power\*Time, and since power is inversely related to the clock period, as shown before, decreasing the clock period (or in other words increasing frequency) will only increase the power consumption. The total energy used would not fluctuate too much.
- g) The directions above told you to include reset signals on the registers. Is it necessary for you to do so for the system to work correctly? For all registers? Explain.
  - In this case it is necessary to have a reset signal to initialize the registers to avoid unknown values. If the registers are not reset/initialized, for example,  $f \le f + a*b$  will just be unknown all the time since f is never initialized: 'X' plus any value is still 'X'.

## Part 2

a. What changes did you make to the accumulator design to add saturation?

A test register and a product register were added to keep intermediate results for checking outputs. The test output computes the result on each clock cycle and the product register keeps a record of a\*b. When writing the output f, we check the MSB of test, product, and current f to detect over/underflow.

b. Explain what changes you made to your testbench to verify that your changes were correct.

In order to verify overflow, we did multiple consecutive additions of 1023\*1023 to cause an overflow and to detect underflow, we first reset the MAC unit and then did multiple additions of (-1024\*1023) until the result goes below -8388608. (One can also use 2047\*2047 and (-2048\*2047) to get to over/underflow faster.)

c. Report the area, power, and critical path location for the highest clock frequency you were able to meet. Compare this result to your Part 2 design. How does your added saturation logic affect the maximum reachable clock frequency, as well as the area, power, and critical path location? For Part 3, you only need to evaluate the maximum clock frequency; you do not need to make graphs that show how area/power depend on frequency like in Part 2.

Frequency(MHz)	Clock T (ns)	Area (um <sup>2</sup> )	Power (uW)	Critical Path
666.67	1.5	1193.009989	910.4131+ 26.9430	a -> testf

The highest frequency is the same as in part2, 666.67 MHz. In this case, the saturation logic did not affect the maximum reachable frequency. The total cell area increased slightly while the power of the design increased significantly after adding the saturation logic. The critical path also changed from  $a\_reg$  (input register) ->  $f\_reg$  (output register) to a (input port) -> testf (test output register).

d. How much energy does your system consume if it were to process a sequency of 50 cycles of input values? Compare this energy number to the one computed in Part 2.

The MAC unit with saturation logic now would require  $50(1.5ns)(910.4131 + 26.9430) \approx 0.073nJ$  to process a sequence of 50 cycles of inputs, which is more than twice the amount of energy needed by the previous design to do the same amount of job.