


# RISC CPU Design of a Single Cycle MIPS Softcore-Processor in Verilog-HDL

By Kittiphop Phanthachart  
(a 4th-year Engineering student, FPGA/DSP Engineer Intern @Thai Space Consortium, NARIT.)

Date : 16 September 2025



# Personal Background

## Kittiphop Phanthachart , ( MACKIES )

### FPGA/DSP Engineer Intern @Thai Space Consortium, NARIT

[Visit My Personal Website – \[Click Here\]](#)

## Education

**2022 - Present**

### **Bachelor of Engineering**

- King Mongkut's University of Technology Thonburi (KMUTT)
- Major of Electronics and Telecommunication Engineering

**2019 - 2022**

### **Vocational Certificate**

- Thai - German Pre-Engineering School @KMUTNB
- Major of Pre-Electrical & Electronics Engineering

## Training & Seminars

Software Defined Radio with ADI RadioVerse™ Transceivers @Webinar  
July 2025

Ansys ASEAN Semiconductor Virtual Summit 2025 @Webinar  
May 2025

TI Tech Day Thailand Seminar @Bankok with Texas Instruments  
April 2025

Basic Digital IC Desig Tranning @EEI with NECTEC  
April 2025

RT - Thread x Renesas Workshop#2 @RMUTT , with TESA  
December 2024

Digital Design with FPGA Camp @KKU, with Design Gateway  
November 2024

Back-to-Basics Seminar @Bangkok , with Keysight  
September 2024

Cabling Contest Training , with INTERLINK  
June 2024

## About Me

Hi, my name is MACKIES. I am currently a 4th-year Engineering student at KMUTT and an FPGA/DSP Engineer Intern at the Thai Space Consortium, NARIT. This project is a side initiative I developed during my internship to sharpen my RTL design skills and push myself further in Digital Design Engineering. My ultimate goal is to become an IC Design Engineer, driving innovation in advanced hardware systems. I see this project not only as practice but also as a meaningful milestone toward turning my passion for Hardware Electronic Engineering into a professional reality.

## PUBLISHED

SALVS-01: Specify Animals Location Via Sound, Novel Mission Ideas for Multiple Nano-satellites The MIC8 Report, International Academy of Astronautics IAA Book Series King

# Description


This project involves the design and implementation of a Single-Cycle MIPS Softcore Processor using Verilog HDL. The processor was developed with a RISC CPU architecture and verified through functional simulation using Icarus Verilog (iverilog). The simulation results were visualized with GTKWave, an open-source waveform viewer, to analyze signal transitions and verify processor behavior. The design demonstrates the fundamental principles of instruction execution, datapath, and control unit integration in FPGA-based processor design.



*Icarus Verilog*




Verilog Simulation




Electronic Waveform

Link to GitHub : [XACKIES/RISC-CPU-Design-of-a-Single-Cycle-MIPS-Softcore-Processor-in-Verilog-HDL](https://github.com/XACKIES/RISC-CPU-Design-of-a-Single-Cycle-MIPS-Softcore-Processor-in-Verilog-HDL): Softcore MIPS Processor : Single-Cycle RISC Architecture in Verilog HDL

# Single Cycle MIPS Processor schematic





# Harvard architecture



# Highlight of relation for RTL Design by Verilog HDL



Single Cycle MIPS Processor schematic



Harvard architecture

# Highlight of relation for RTL Design by Verilog HDL



Single Cycle MIPS Processor schematic



Harvard architecture

# Highlight of relation for RTL Design by Verilog HDL



Single Cycle MIPS Processor schematic



Harvard architecture

# Highlight of relation for RTL Design by Verilog HDL



Single Cycle MIPS Processor schematic



Harvard architecture


# Highlight of relation for RTL Design by Verilog HDL

Single Cycle MIPS Processor schematic




Harvard architecture

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1 module MUX2 #(           parameter WIDTH = 8
2   );
3   input [WIDTH-1:0] d0,
4   input [WIDTH-1:0] d1,
5   input s,
6   output [WIDTH-1:0] y
7   );
8   assign y = s ? d1 : d0;
9
10  endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module DFF #(  
2  |   parameter WIDTH = 8  
3  | ) (  
4  |   input clk,  
5  |   reset,  
6  |   input [WIDTH-1:0] d,  
7  |   output reg [WIDTH-1:0] q  
8  | );  
9  |   always @ (posedge clk, posedge reset)  
10 |     if (reset) q <= 0;  
11 |     else q <= d;  
12 | endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module Instruction_Memory (
2  |   input [ 5:0] a,
3  |   output [31:0] rd
4  );
5
6  reg [31:0] RAM[63:0];
7
8  initial begin
9  |   $readmemh("Program_Memory.txt", RAM);
10 |   end
11
12 assign rd = RAM[a];
13 endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module Register_file (
2    input      clk,
3    input      we3,
4    input [ 4:0] ra1,
5    input      ra2,
6    input      wa3,
7    input [31:0] wd3,
8    output [31:0] rd1,
9    output [31:0] rd2
10   );
11
12   reg [31:0] rf[31 : 0];
13   always @ (posedge clk) if (we3) rf[wa3] <= wd3;
14   assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
15   assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
16 endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL



```
1 module ADDER (
2     |     input [31:0] a,
3     |     b,
4     |     output [31:0] y
5     );
6     |     assign y = a + b;
7 endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module Sign_Ext (
2    |    input  [15:0] a,
3    |    output [31:0] y
4    );
5    |    assign y = {{16{a[15]}}, a};
6  endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module Shift_Left (
2  |   input  [31:0] a,
3  |   output [31:0] y
4  );
5  |   assign y = {a[29:00], 2'b00};
6  |   endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1 module Control_Unit (
2     input [5:0] op,
3     funct,
4     input zero,
5     output memtoreg,
6     memwrite,
7     output pcsrc,
8     alusrc,
9     output regdst,
10    regwrite,
11    output jump,
12    output [2:0] alucontrol
13 );
14     wire [1:0] aluop;
15     wire branch;
16     Main_Decoder md (
17         op,
18         memtoreg,
19         memwrite,
20         branch,
21         alusrc,
22         regdst,
23         regwrite,
24         jump,
25         aluop
26     );
27     ALU_Decoder ad (
28         funct,
29         aluop,
30         alucontrol
31     );
32     assign pcsrc = branch & zero;
33 endmodule
```

# RTL Design by Verilog HDL




```
1  module Main_Decoder (
2    input [5:0] op,
3    output memtoreg,
4    memwrite,
5    output branch,
6    alusrc,
7    output regdst,
8    regwrite,
9    output jump,
10   output [1:0] aluop
11 );
12  reg [8:0] controls;
13  assign {regwrite, regdst, alusrc, branch, memtoreg, jump, aluop} = controls;
14  always @(*)
15    case (op)
16      6'b000000: controls <= 9'b11000010; //Rtyp
17      6'b100011: controls <= 9'b10100100; //LW
18      6'b101011: controls <= 9'b00101000; //SW
19      6'b000100: controls <= 9'b00010001; //BEQ
20      6'b001000: controls <= 9'b10100000; //ADDI
21      6'b000010: controls <= 9'b00000010; //J
22      default: controls <= 9'bxxxxxxxx; //???
23    endcase
24  endmodule
```

# RTL Design by Verilog HDL




```
1  module ALU_Decoder (
2    |   input [5:0] funct,
3    |   input [1:0] aluop,
4    |   output reg [2:0] alucontrol
5  );
6    always @(*)
7      case (aluop)
8        2'b00: alucontrol <= 3'b010;
9        2'b01: alucontrol <= 3'b110;
10       default:
11         case (funct)
12           6'b100000: alucontrol <= 3'b010; // ADD
13           6'b100010: alucontrol <= 3'b110; // SUB
14           6'b100100: alucontrol <= 3'b000; // AND
15           6'b100101: alucontrol <= 3'b001; // OR
16           6'b101010: alucontrol <= 3'b111; // SLT
17           default: alucontrol <= 3'bxxx; // ???
18         endcase
19       endcase
20   endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL




```
1  module ALU (
2    input      [31:0] srcA,
3    input      [31:0] srcB,
4    input      [ 2:0] alucontrol,
5    output reg [31:0] aluout,
6    output          zero
7  );
8
9  wire [31:0] condinvb, sum;
10
11 assign condinvb = alucontrol[2] ? ~srcB : srcB;
12 assign sum      = srcA + condinvb + {31'd0, alucontrol[2]};
13
14 always @(*) begin
15   case (alucontrol[1:0])
16     2'b00: aluout = srcA & srcB; // AND
17     2'b01: aluout = srcA | srcB; // OR
18     2'b10: aluout = sum; // ADD/SUB , 2'Complement Method
19     2'b11: aluout = {31'b0, sum[31]}; // Set Less Than
20   default: aluout = 32'hxxxxxxxx;
21   endcase
22 end
23
24 assign zero = (aluout == 32'b0);
25
26 endmodule
```

# RTL Design by Verilog HDL




# RTL Design by Verilog HDL



```
1  module Data_Memory (
2    input      clk,
3    input      we,
4    input [31:0] a,
5    input      wd,
6    output [31:0] rd
7  );
8
9  reg [31:0] RAM[63:0];
10
11 assign rd = RAM[a[31:2]];
12
13 always @ (posedge clk) if (we) RAM[a[31:2]] <= wd;
14
15 endmodule
```

# RTL Design by Verilog HDL




```

1  module DataPath (
2    input  clk,
3    input  reset,
4    input  memtoreg,
5    input  psrc,
6    input  alusrc,
7    input  regdst,
8    input  regwrite,
9    input  jump,
10   input [ 2:0] alucontrol,
11   output zero,
12   output [31:0] pc,
13   input [31:0] instr,
14   output [31:0] aluout,
15   output writedata,
16   input [31:0] readdata
17 );
18
19   wire [4:0] writereg;
20   wire [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
21   wire [31:0] signimm, signimmsh;
22   wire [31:0] srca, srcb;
23   wire [31:0] result;
24
25   // next PC logic
26   DFF #(32) pcreg (
27     .clk,
28     .reset,
29     .pcnext,
30     .pc
31 );
32   ADDER pcadd1 (
33     .pc,
34     .pcplus4,
35     .regdst,
36   );
37   Shift_left immsh (
38     .signimm,
39     .signimmsh
40 );
41   ADDER pcadd2 (
42     .pcplus4,
43     .signimmsh,
44     .pcbranch
45 );
46   MUX2 #(32) pcbrmux (
47     .pcplus4,
48     .pcbranch,
49     .pcsrc,
50     .pcnextbr
51 );
52   MUX2 #(32) pcmmux (
53     .pcnextbr,
54     {pcplus4[31:28], instr[25:0], 2'b00},
55     .jump,
56     .pcnext
57 );
58
59   Register_file rf (
60     .clk,
61     .regwrite,
62     .instr[25:21],
63     .instr[20:16],
64     .writereg,
65     .result,
66     .srca,
67     .writedata
68 );
69
70   MUX2 #(5) wrmux (
71     .instr[20:16],
72     .instr[15:11],
73     .regdst,
74     .writereg
75 );
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
);

```


Verilog HDL code for the DataPath module. The code defines various components and their connections. It includes a DFF for the PC, ADDERs for PC addition, MUX2 for PC selection, and a Register\_file for the RF. The code is annotated with line numbers and comments explaining the logic.

# RTL Design by Verilog HDL



```
1  module MIPS (
2    input clk,
3    reset,
4    output [31:0] pc,
5    input [31:0] instr,
6    output memwrite,
7    output [31:0] aluout,
8    writedata,
9    input [31:0] readdata
10 );
11
12 wire memtoreg, branch, alusrc, regdst, regwrite, jump;
13 wire [2:0] alucontrol;
14 Control_Unit c (
15   instr[31:26],
16   instr[5:0],
17   zero,
18   memtoreg,
19   memwrite,
20   psrc,
21   alusrc,
22   regdst,
23   regwrite,
24   jump,
25   alucontrol
26 );
27
28 DataPath dp (
29   clk,
30   reset,
31   memtoreg,
32   psrc,
33   alusrc,
34   regdst,
35   regwrite,
36   jump,
37   alucontrol,
38   zero,
39   pc,
40   instr,
41   aluout,
42   writedata,
43   readdata
44 );
45
46 endmodule
```

# RTL Design by Verilog HDL



```
1  module top (
2    input      clk,
3    reset,
4    output [31:0] writedata,
5    dataaddr,
6    output      memwrite
7  );
8
9  wire [31:0] pc, instr, readdata;
10
11
12 MIPS mips (
13   clk,
14   reset,
15   pc,
16   instr,
17   memwrite,
18   dataaddr,
19   writedata,
20   readdata
21 );
22
23 Instruction_Memory imem (
24   pc[7:2],
25   instr
26 );
27 Data_Memory dmem (
28   clk,
29   memwrite,
30   dataaddr,
31   writedata,
32   readdata
33 );
34
35 endmodule
```

# Testing by Testbench and Icarus Verilog

The diagram illustrates the workflow for testing a MIPS processor. It starts with the Verilog testbench code, which is then compiled and run in a terminal to produce a waveform dump. The terminal output is shown in a yellow box.

```
1 module testbench;
2
3   reg clk;
4   reg reset;
5
6   wire [31:0] writedata, dataadr;
7   wire memwrite;
8
9   // ===== Device Under Test =====
10  top dut (
11    .clk(clk),
12    .reset(reset),
13    .writedata(writedata),
14    .dataadr(dataadr),
15    .memwrite(memwrite)
16  );
17
18  // ===== Waveform dump (GTKWave) =====
19  initial begin
20    $dumpfile("sim.vcd");
21    $dumpvars(0, testbench);
22    $dumpvars(0, dut); // dump DUT internals for easier debug
23
24  // ===== Reset/Clock =====
25  initial begin
26    clk = 1'b0;
27    reset = 1'b1; // assert reset
28    #22;
29    reset = 1'b0; // deassert reset
30
31  // Generate a 10 ns clock period (100 MHz)
32  always #5 clk = ~clk;
33
34  // ===== Helper tasks =====
35  // Print Register File (32 registers in 4 rows)
36  task automatic print_rf;
37    begin
38      $display("==== Register File ====");
39      $display("r00=%h r01=%h r02=%h r03=%h r04=%h r05=%h r06=%h r07=%h", dut.mips.dp.rf.rf[0],
40              dut.mips.dp.rf.rf[1], dut.mips.dp.rf.rf[2], dut.mips.dp.rf.rf[3],
41              dut.mips.dp.rf.rf[4], dut.mips.dp.rf.rf[5], dut.mips.dp.rf.rf[6],
42              dut.mips.dp.rf.rf[7]);
43      $display("r08=%h r09=%h r10=%h r11=%h r12=%h r13=%h r14=%h r15=%h", dut.mips.dp.rf.rf[8],
44              dut.mips.dp.rf.rf[9], dut.mips.dp.rf.rf[10], dut.mips.dp.rf.rf[11],
45              dut.mips.dp.rf.rf[12], dut.mips.dp.rf.rf[13], dut.mips.dp.rf.rf[14],
46              dut.mips.dp.rf.rf[15]);
47      $display("r16=%h r17=%h r18=%h r19=%h r20=%h r21=%h r22=%h r23=%h", dut.mips.dp.rf.rf[16],
48              dut.mips.dp.rf.rf[17], dut.mips.dp.rf.rf[18], dut.mips.dp.rf.rf[19],
49              dut.mips.dp.rf.rf[20], dut.mips.dp.rf.rf[21], dut.mips.dp.rf.rf[22],
50              dut.mips.dp.rf.rf[23]);
51      $display("r24=%h r25=%h r26=%h r27=%h r28=%h r29=%h r30=%h r31=%h", dut.mips.dp.rf.rf[24],
52              dut.mips.dp.rf.rf[25], dut.mips.dp.rf.rf[26], dut.mips.dp.rf.rf[27],
53              dut.mips.dp.rf.rf[28], dut.mips.dp.rf.rf[29], dut.mips.dp.rf.rf[30],
54              dut.mips.dp.rf.rf[31]);
55    end
56  endtask
57
58  // Print Data Memory (64 words in 8-word rows)
59  task automatic print_dmem_table;
60    begin
61      integer i;
62      begin
63          $display("==== Data Memory (word-aligned, 64 words) ====");
64          for (i = 0; i < 64; i = i + 8) begin
65              $display(
66                  "RAM[%02d]=%h RAM[%02d]=%h RAM[%02d]=%h RAM[%02d]=%h RAM[%02d]=%h RAM[%02d]=%h",
67                  i, dut.dmem.RAM[i], i + 1, dut.dmem.RAM[i+1], i + 2, dut.dmem.RAM[i+2], i + 3,
68                  dut.dmem.RAM[i+3], i + 4, dut.dmem.RAM[i+4], i + 5, dut.dmem.RAM[i+5], i + 6,
69                  dut.dmem.RAM[i+6], i + 7, dut.dmem.RAM[i+7]);
70      end
71    end
72  endtask
73
74  // ===== Checker + Timeout =====
75  wire [31:0] word_index = dataadr[31:2]; // convert byte addr to word index
76  integer cycles;
77
78  initial cycles = 0;
79  always @(posedge clk) cycles <= cycles + 1;
80
81  // Timeout to avoid infinite simulation
82  always @(posedge clk) begin
83    if (cycles > 1000) begin
84      $display("  ");
85      $display("TIMEOUT: cycles=%0d; ", cycles);
86      $display("  ");
87      $finish;
88    end
89  end
90
91  // Monitor memory writes and check pass/fail
92  always @(negedge clk) begin
93    if (memwrite) begin
94      // Log memory write event
95      $display("  ");
96      $display("----- Log memory write event -----");
97      $display(
98          "T=%0t ns : PC=%08h INSTR=%08h | memwrite addr=%0d (0x%08h) -> RAM[%0d] = %0d (0x%08h)", $time, dut.pc, dut.instr, dataadr, word_index, writedata, writedata);
99      $display("  ");
100     // Check success condition
101     if ((dataadr == 32'd84) && (writedata == 32'd7)) begin
102       $display(
103           "===== Simulation succeeded : dataadr=84 -> RAM[%0d]=7 =====", word_index);
104       @(posedge clk);
105       #1; // small delay to allow memory update
106       print_rf();
107       print_dmem_table();
108       $finish;
109     end // Fail if unexpected address (except addr=80 which is an intermediate write)
110     else if (dataadr != 32'd80) begin
111       $display("Simulation failed at T=%0t ns : unexpected write to addr=%0d data=%0d", $time, dataadr, writedata);
112       $finish;
113     end
114   end
115 end
116 end
117 endmodule
118
119
```

# Demonstration (Test\_Program)

#	Assembly	Description	Address	Machine
main:	addi \$2, \$0, 5	# initialize \$2 = 5	0	20020005
	addi \$3, \$0, 12	# initialize \$3 = 12	4	2003000c
	addi \$7, \$3, -9	# initialize \$7 = 3	8	2067ffff7
	or \$4, \$7, \$2	# \$4 <= 3 or 5 = 7	c	00e22025
	and \$5, \$3, \$4	# \$5 <= 12 and 7 = 4	10	00642824
	add \$5, \$5, \$4	# \$5 = 4 + 7 = 11	14	00a42820
	beq \$5, \$7, end	# shouldn't be taken	18	10a7000a
	slt \$4, \$3, \$4	# \$4 = 12 < 7 = 0	1c	0064202a
	beq \$4, \$0, around	# should be taken	20	10800001
	addi \$5, \$0, 0	# shouldn't happen	24	20050000
around:	slt \$4, \$7, \$2	# \$4 = 3 < 5 = 1	28	00e2202a
	add \$7, \$4, \$5	# \$7 = 1 + 11 = 12	2c	00853820
	sub \$7, \$7, \$2	# \$7 = 12 - 5 = 7	30	00e23822
	sw \$7, 68(\$3)	# [80] = 7	34	ac670044
	lw \$2, 80(\$0)	# \$2 = [80] = 7	38	8c020050
	j end	# should be taken	3c	08000011
	addi \$2, \$0, 1	# shouldn't happen	40	20020001
end:	sw \$2, 84(\$0)	# write adr 84 = 7	44	ac020054

# Demonstration (Test\_Program)


```
1  module Instruction_Memory (
2    |   input [ 5:0] a,
3    |   output [31:0] rd
4  );
5
6  reg [31:0] RAM[63:0];
7
8  initial begin
9    $readmemh("Program_Memory.txt", RAM);
10 end
11
12 assign rd = RAM[a];
13 endmodule
```



1	20020005	33	00000000
2	2003000c	34	00000000
3	2067fff7	35	00000000
4	00e22025	36	00000000
5	00642824	37	00000000
6	00a42820	38	00000000
7	10a7000a	39	00000000
8	0064202a	40	00000000
9	10800001	41	00000000
10	20050000	42	00000000
11	00e2202a	43	00000000
12	00853820	44	00000000
13	00e23822	45	00000000
14	ac670044	46	00000000
15	8c020050	47	00000000
16	08000011	48	00000000
17	20020001	49	00000000
18	ac020054	50	00000000
19	00000000	51	00000000
20	00000000	52	00000000
21	00000000	53	00000000
22	00000000	54	00000000
23	00000000	55	00000000
24	00000000	56	00000000
25	00000000	57	00000000
26	00000000	58	00000000
27	00000000	59	00000000
28	00000000	60	00000000
29	00000000	61	00000000
30	00000000	62	00000000
31	00000000	63	00000000
32	00000000	64	00000000

Program\_Memory.txt

# Demonstration (VS-Code)



The screenshot shows a VS Code workspace with the following components:

- Left Sidebar:** Shows files: Program\_Memory.txt and 4.png.
- Middle Area:** Displays a "Single Cycle MIPS Processor schematic" diagram. The diagram illustrates the internal structure of a MIPS processor, including the PC, Instruction Memory, Register File, ALU, and Data Memory, along with various control and data paths.
- Right Area:** Shows the content of the file `testbench.v`, which is a Verilog testbench for the MIPS processor.
- Bottom Terminal:** Shows the terminal output of the simulation commands:


```
PS C:\Users\kitti\OneDrive\Desktop\FPGA_Side_Project\MIPS_UP> iverilog -g2005 -o sim.vvp -s testbench *.v
PS C:\Users\kitti\OneDrive\Desktop\FPGA_Side_Project\MIPS_UP> vvp sim.vvp
```

A red box highlights the terminal output, and a red arrow points from this box to a yellow callout box containing the "Command for simulation on terminal" text.

**Command for simulation on terminal**

Step 1 : iverilog -g2005 -o sim.vvp -s testbench \*.v  
Step 2 : vvp sim.vvp  
Step 3 : gtkwave sim.vcd

# Demonstration (VS-Code)



The screenshot shows a VS Code workspace with the following components:


- Left Sidebar:** Shows files: Program\_Memory.txt, 4.png, and testbench.v.
- Center:** A schematic diagram of a Single Cycle MIPS Processor. It includes an Instruction Memory, Control Unit, Register File, ALU, and Data Memory. The Control Unit handles jumps, ALU/Reg, and Register File control. The Register File has four read ports (R0, R1, R2, R3) and one write port (W0). The ALU performs addition and subtraction. The Data Memory is writeable.
- Right Side:** The testbench.v Verilog code for the MIPS processor. It defines a testbench module with clk and reset inputs, and write data, data address, and memwrite outputs. It also includes a top-level dut block and a waveform dump section for GTKWave.
- Bottom Terminal:** Shows the command line output of the simulation. It includes the command `vvp sim.vvp`, the message "Simulation succeeded : dataaddr=84 -> RAM[21]=7", and a dump of the register file and data memory.

**Simulation Succeeded !!!!!!**

**Command for simulation on terminal**

Step 1 : iverilog -g2005 -o sim.vvp -s testbench \*.v  
Step 2 : vvp sim.vvp  
Step 3 : gtkwave sim.vcd

# Demonstration (VS-Code)



Signal Operating of MIPS Processor (on GTKWave)

Thank you for your attention. I hope this project inspires you as much as it reflects my passion for Hardware Electronics.

- Kittiphop Phanthachart, MACKIES -

16 September 2025