### Device Usage Page (usage\_statistics\_webtalk.html)

This HTML page displays the device usage statistics that will be sent to Xilinx.

To see the actual file transmitted to Xilinx, please click [here](http://docs.google.com/usage_statistics_webtalk.xml).

|  |  |  |  |
| --- | --- | --- | --- |
| **software\_version\_and\_target\_device** | | | |
| **beta** | FALSE | **build\_version** | 2258646 |
| **date\_generated** | Sat Sep 7 14:16:01 2019 | **os\_platform** | LIN64 |
| **product\_version** | Vivado v2018.2 (64-bit) | **project\_id** | c8d4c38664be4b778f262f4d3f97df56 |
| **project\_iteration** | 4 | **random\_id** | f5010ba8-2bf7-461d-b53f-4931633acd02 |
| **registration\_id** | f5010ba8-2bf7-461d-b53f-4931633acd02 | **route\_design** | TRUE |
| **target\_device** | xc7a100t | **target\_family** | artix7 |
| **target\_package** | csg324 | **target\_speed** | -3 |
| **tool\_flow** | Vivado |

|  |  |  |  |
| --- | --- | --- | --- |
| **user\_environment** | | | |
| **cpu\_name** | Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz | **cpu\_speed** | 3536.308 MHz |
| **os\_name** | Ubuntu | **os\_release** | Ubuntu 18.04.2 LTS |
| **system\_ram** | 8.000 GB | **total\_processors** | 1 |

|  |  |  |  |
| --- | --- | --- | --- |
| **vivado\_usage** | | | |

|  |  |  |  |
| --- | --- | --- | --- |
| **gui\_handlers** | | | |
| addsrcwizard\_specify\_hdl\_netlist\_block\_design=1 | addsrcwizard\_specify\_simulation\_specific\_hdl\_files=1 | basedialog\_apply=6 | basedialog\_cancel=11 |
| basedialog\_no=1 | basedialog\_ok=80 | basedialog\_yes=1 | closeplanner\_no=2 |
| closeplanner\_yes=2 | cmdmsgdialog\_ok=17 | cmdmsgdialog\_open\_messages\_view=4 | createsrcfiledialog\_file\_name=8 |
| filesetpanel\_file\_set\_panel\_tree=141 | flownavigatortreepanel\_flow\_navigator\_tree=202 | fpgachooser\_fpga\_table=5 | gettingstartedview\_create\_new\_project=1 |
| gettingstartedview\_open\_project=2 | graphicalview\_zoom\_in=41 | graphicalview\_zoom\_out=424 | htree\_collapse\_all=1 |
| instancemenu\_floorplanning=1 | instancetablepanel\_instance\_table=2 | mainmenumgr\_checkpoint=2 | mainmenumgr\_edit=2 |
| mainmenumgr\_file=16 | mainmenumgr\_ip=1 | mainmenumgr\_open\_recent\_project=1 | mainmenumgr\_project=19 |
| maintoolbarmgr\_open=1 | msgtreepanel\_message\_view\_tree=23 | netlistschematicview\_show\_cells\_in\_this\_schematic=1 | netlistschematicview\_show\_io\_ports\_in\_this\_schematic=1 |
| netlistschematicview\_show\_nets\_in\_this\_schematic=1 | netlisttreeview\_netlist\_tree=18 | pacommandnames\_add\_sources=8 | pacommandnames\_auto\_update\_hier=13 |
| pacommandnames\_elaboration\_settings=3 | pacommandnames\_goto\_netlist\_design=3 | pacommandnames\_move\_to\_design\_set=1 | pacommandnames\_new\_project=1 |
| pacommandnames\_open\_in\_new\_window\_rtl=1 | pacommandnames\_open\_project=7 | pacommandnames\_open\_rtl\_design=2 | pacommandnames\_reload\_rtl\_design=3 |
| pacommandnames\_schematic=1 | pacommandnames\_set\_as\_top=1 | pacommandnames\_simulation\_run\_behavioral=69 | pacommandnames\_zoom\_fit=2 |
| pacommandnames\_zoom\_in=15 | pacommandnames\_zoom\_out=40 | paviews\_device=1 | paviews\_schematic=17 |
| projectnamechooser\_choose\_project\_location=2 | projectnamechooser\_project\_name=3 | projecttab\_reload=3 | rdicommands\_copy=1 |
| rdicommands\_paste=1 | rdicommands\_properties=1 | rdiviews\_waveform\_viewer=160 | saveprojectutils\_save=2 |
| schematicview\_previous=18 | schematicview\_regenerate=7 | schematicview\_remove=2 | settingsdialog\_restore=3 |
| settingsprojectelabpage\_blackbox\_model=2 | settingsprojectelabpage\_netlist\_elaboration\_will\_load\_constraints=3 | settingsprojectelabpage\_netlist\_model=2 | srcchooserpanel\_add\_hdl\_and\_netlist\_files\_to\_your\_project=2 |
| srcchooserpanel\_create\_file=13 | srcmenu\_ip\_hierarchy=12 | syntheticagettingstartedview\_recent\_projects=2 | touchpointsurveydialog\_remind\_me\_later=3 |
| waveformnametree\_waveform\_name\_tree=7 |

|  |  |  |  |
| --- | --- | --- | --- |
| **java\_command\_handlers** | | | |
| addsources=6 | closeproject=5 | editproperties=1 | editundo=2 |
| movetodesignset=1 | newproject=2 | opendesign=2 | openhardwaremanager=1 |
| openinnewwindowrtlanalysis=1 | openproject=9 | reloaddesign=3 | reportmethodology=1 |
| reporttimingsummary=1 | reportutilization=1 | runbitgen=4 | runimplementation=4 |
| runnoiseanalysis=1 | runschematic=24 | runsynthesis=6 | savefileproxyhandler=4 |
| settopnode=1 | showpowerestimation=1 | showsource=2 | showview=7 |
| simulationrun=64 | timingconstraintswizard=1 | toolssettings=3 | viewtaskimplementation=2 |
| viewtaskrtlanalysis=11 | viewtasksimulation=1 | viewtasksynthesis=3 | zoomfit=1 |
| zoomin=14 | zoomout=32 |

|  |  |  |  |
| --- | --- | --- | --- |
| **other\_data** | | | |
| guimode=17 |

|  |  |  |  |
| --- | --- | --- | --- |
| **project\_data** | | | |
| constraintsetcount=1 | core\_container=false | currentimplrun=impl\_1 | currentsynthesisrun=synth\_1 |
| default\_library=xil\_defaultlib | designmode=RTL | export\_simulation\_activehdl=0 | export\_simulation\_ies=0 |
| export\_simulation\_modelsim=0 | export\_simulation\_questa=0 | export\_simulation\_riviera=0 | export\_simulation\_vcs=0 |
| export\_simulation\_xsim=0 | implstrategy=Vivado Implementation Defaults | launch\_simulation\_activehdl=0 | launch\_simulation\_ies=0 |
| launch\_simulation\_modelsim=0 | launch\_simulation\_questa=0 | launch\_simulation\_riviera=0 | launch\_simulation\_vcs=0 |
| launch\_simulation\_xsim=49 | simulator\_language=Mixed | srcsetcount=5 | synthesisstrategy=Vivado Synthesis Defaults |
| target\_language=Verilog | target\_simulator=XSim | totalimplruns=1 | totalsynthesisruns=1 |

|  |
| --- |
| **unisim\_transformation** |
| |  |  |  |  | | --- | --- | --- | --- | | **post\_unisim\_transformation** | | | | | bufg=1 | carry4=4 | fdre=38 | gnd=3 | | ibuf=3 | lut2=1 | lut3=16 | lut4=1 | | lut6=1 | obuf=16 | vcc=3 | |
| |  |  |  |  | | --- | --- | --- | --- | | **pre\_unisim\_transformation** | | | | | bufg=1 | carry4=4 | fdre=38 | gnd=3 | | ibuf=3 | lut2=1 | lut3=16 | lut4=1 | | lut6=1 | obuf=16 | vcc=3 | |

|  |
| --- |
| **report\_drc** |
| |  |  |  |  | | --- | --- | --- | --- | | **command\_line\_options** | | | | | -append=default::[not\_specified] | -checks=default::[not\_specified] | -fail\_on=default::[not\_specified] | -force=default::[not\_specified] | | -format=default::[not\_specified] | -internal=default::[not\_specified] | -internal\_only=default::[not\_specified] | -messages=default::[not\_specified] | | -name=default::[not\_specified] | -no\_waivers=default::[not\_specified] | -return\_string=default::[not\_specified] | -ruledecks=default::[not\_specified] | | -upgrade\_cw=default::[not\_specified] | -waived=default::[not\_specified] | |
| |  |  |  |  | | --- | --- | --- | --- | | **results** | | | | | cfgbvs-1=1 | |

|  |
| --- |
| **report\_utilization** |
| |  |  |  |  | | --- | --- | --- | --- | | **clocking** | | | | | bufgctrl\_available=32 | bufgctrl\_fixed=0 | bufgctrl\_used=1 | bufgctrl\_util\_percentage=3.13 | | bufhce\_available=96 | bufhce\_fixed=0 | bufhce\_used=0 | bufhce\_util\_percentage=0.00 | | bufio\_available=24 | bufio\_fixed=0 | bufio\_used=0 | bufio\_util\_percentage=0.00 | | bufmrce\_available=12 | bufmrce\_fixed=0 | bufmrce\_used=0 | bufmrce\_util\_percentage=0.00 | | bufr\_available=24 | bufr\_fixed=0 | bufr\_used=0 | bufr\_util\_percentage=0.00 | | mmcme2\_adv\_available=6 | mmcme2\_adv\_fixed=0 | mmcme2\_adv\_used=0 | mmcme2\_adv\_util\_percentage=0.00 | | plle2\_adv\_available=6 | plle2\_adv\_fixed=0 | plle2\_adv\_used=0 | plle2\_adv\_util\_percentage=0.00 | |
| |  |  |  |  | | --- | --- | --- | --- | | **dsp** | | | | | dsps\_available=240 | dsps\_fixed=0 | dsps\_used=0 | dsps\_util\_percentage=0.00 | |
| |  |  |  |  | | --- | --- | --- | --- | | **io\_standard** | | | | | blvds\_25=0 | diff\_hstl\_i=0 | diff\_hstl\_i\_18=0 | diff\_hstl\_ii=0 | | diff\_hstl\_ii\_18=0 | diff\_hsul\_12=0 | diff\_mobile\_ddr=0 | diff\_sstl135=0 | | diff\_sstl135\_r=0 | diff\_sstl15=0 | diff\_sstl15\_r=0 | diff\_sstl18\_i=0 | | diff\_sstl18\_ii=0 | hstl\_i=0 | hstl\_i\_18=0 | hstl\_ii=0 | | hstl\_ii\_18=0 | hsul\_12=0 | lvcmos12=0 | lvcmos15=0 | | lvcmos18=0 | lvcmos25=0 | lvcmos33=1 | lvds\_25=0 | | lvttl=0 | mini\_lvds\_25=0 | mobile\_ddr=0 | pci33\_3=0 | | ppds\_25=0 | rsds\_25=0 | sstl135=0 | sstl135\_r=0 | | sstl15=0 | sstl15\_r=0 | sstl18\_i=0 | sstl18\_ii=0 | | tmds\_33=0 | |
| |  |  |  |  | | --- | --- | --- | --- | | **memory** | | | | | block\_ram\_tile\_available=135 | block\_ram\_tile\_fixed=0 | block\_ram\_tile\_used=0 | block\_ram\_tile\_util\_percentage=0.00 | | ramb18\_available=270 | ramb18\_fixed=0 | ramb18\_used=0 | ramb18\_util\_percentage=0.00 | | ramb36\_fifo\_available=135 | ramb36\_fifo\_fixed=0 | ramb36\_fifo\_used=0 | ramb36\_fifo\_util\_percentage=0.00 | |
| |  |  |  |  | | --- | --- | --- | --- | | **primitives** | | | | | bufg\_functional\_category=Clock | bufg\_used=1 | carry4\_functional\_category=CarryLogic | carry4\_used=4 | | fdre\_functional\_category=Flop & Latch | fdre\_used=38 | ibuf\_functional\_category=IO | ibuf\_used=3 | | lut2\_functional\_category=LUT | lut2\_used=1 | lut3\_functional\_category=LUT | lut3\_used=16 | | lut4\_functional\_category=LUT | lut4\_used=1 | lut6\_functional\_category=LUT | lut6\_used=1 | | obuf\_functional\_category=IO | obuf\_used=16 | |
| |  |  |  |  | | --- | --- | --- | --- | | **slice\_logic** | | | | | f7\_muxes\_available=31700 | f7\_muxes\_fixed=0 | f7\_muxes\_used=0 | f7\_muxes\_util\_percentage=0.00 | | f8\_muxes\_available=15850 | f8\_muxes\_fixed=0 | f8\_muxes\_used=0 | f8\_muxes\_util\_percentage=0.00 | | lut\_as\_logic\_available=63400 | lut\_as\_logic\_fixed=0 | lut\_as\_logic\_used=18 | lut\_as\_logic\_util\_percentage=0.03 | | lut\_as\_memory\_available=19000 | lut\_as\_memory\_fixed=0 | lut\_as\_memory\_used=0 | lut\_as\_memory\_util\_percentage=0.00 | | register\_as\_flip\_flop\_available=126800 | register\_as\_flip\_flop\_fixed=0 | register\_as\_flip\_flop\_used=38 | register\_as\_flip\_flop\_util\_percentage=0.03 | | register\_as\_latch\_available=126800 | register\_as\_latch\_fixed=0 | register\_as\_latch\_used=0 | register\_as\_latch\_util\_percentage=0.00 | | slice\_luts\_available=63400 | slice\_luts\_fixed=0 | slice\_luts\_used=18 | slice\_luts\_util\_percentage=0.03 | | slice\_registers\_available=126800 | slice\_registers\_fixed=0 | slice\_registers\_used=38 | slice\_registers\_util\_percentage=0.03 | | fully\_used\_lut\_ff\_pairs\_fixed=0.03 | fully\_used\_lut\_ff\_pairs\_used=0 | lut\_as\_distributed\_ram\_fixed=0 | lut\_as\_distributed\_ram\_used=0 | | lut\_as\_logic\_available=63400 | lut\_as\_logic\_fixed=0 | lut\_as\_logic\_used=18 | lut\_as\_logic\_util\_percentage=0.03 | | lut\_as\_memory\_available=19000 | lut\_as\_memory\_fixed=0 | lut\_as\_memory\_used=0 | lut\_as\_memory\_util\_percentage=0.00 | | lut\_as\_shift\_register\_fixed=0 | lut\_as\_shift\_register\_used=0 | lut\_ff\_pairs\_with\_one\_unused\_flip\_flop\_fixed=0 | lut\_ff\_pairs\_with\_one\_unused\_flip\_flop\_used=11 | | lut\_ff\_pairs\_with\_one\_unused\_lut\_output\_fixed=11 | lut\_ff\_pairs\_with\_one\_unused\_lut\_output\_used=15 | lut\_flip\_flop\_pairs\_available=63400 | lut\_flip\_flop\_pairs\_fixed=0 | | lut\_flip\_flop\_pairs\_used=16 | lut\_flip\_flop\_pairs\_util\_percentage=0.03 | slice\_available=15850 | slice\_fixed=0 | | slice\_used=8 | slice\_util\_percentage=0.05 | slicel\_fixed=0 | slicel\_used=7 | | slicem\_fixed=0 | slicem\_used=1 | unique\_control\_sets\_used=2 | using\_o5\_and\_o6\_fixed=2 | | using\_o5\_and\_o6\_used=1 | using\_o5\_output\_only\_fixed=1 | using\_o5\_output\_only\_used=0 | using\_o6\_output\_only\_fixed=0 | | using\_o6\_output\_only\_used=17 | |
| |  |  |  |  | | --- | --- | --- | --- | | **specific\_feature** | | | | | bscane2\_available=4 | bscane2\_fixed=0 | bscane2\_used=0 | bscane2\_util\_percentage=0.00 | | capturee2\_available=1 | capturee2\_fixed=0 | capturee2\_used=0 | capturee2\_util\_percentage=0.00 | | dna\_port\_available=1 | dna\_port\_fixed=0 | dna\_port\_used=0 | dna\_port\_util\_percentage=0.00 | | efuse\_usr\_available=1 | efuse\_usr\_fixed=0 | efuse\_usr\_used=0 | efuse\_usr\_util\_percentage=0.00 | | frame\_ecce2\_available=1 | frame\_ecce2\_fixed=0 | frame\_ecce2\_used=0 | frame\_ecce2\_util\_percentage=0.00 | | icape2\_available=2 | icape2\_fixed=0 | icape2\_used=0 | icape2\_util\_percentage=0.00 | | pcie\_2\_1\_available=1 | pcie\_2\_1\_fixed=0 | pcie\_2\_1\_used=0 | pcie\_2\_1\_util\_percentage=0.00 | | startupe2\_available=1 | startupe2\_fixed=0 | startupe2\_used=0 | startupe2\_util\_percentage=0.00 | | xadc\_available=1 | xadc\_fixed=0 | xadc\_used=0 | xadc\_util\_percentage=0.00 | |

|  |
| --- |
| **router** |
| |  |  |  |  | | --- | --- | --- | --- | | **usage** | | | | | actual\_expansions=128341 | bogomips=5616 | bram18=0 | bram36=0 | | bufg=0 | bufr=0 | congestion\_level=0 | ctrls=2 | | dsp=0 | effort=2 | estimated\_expansions=49878 | ff=38 | | global\_clocks=1 | high\_fanout\_nets=0 | iob=19 | lut=18 | | movable\_instances=87 | nets=105 | pins=387 | pll=0 | | router\_runtime=0.000000 | router\_timing\_driven=1 | threads=8 | timing\_constraints\_exist=1 | |

|  |
| --- |
| **synthesis** |
| |  |  |  |  | | --- | --- | --- | --- | | **command\_line\_options** | | | | | -assert=default::[not\_specified] | -bufg=default::12 | -cascade\_dsp=default::auto | -constrset=default::[not\_specified] | | -control\_set\_opt\_threshold=default::auto | -directive=default::default | -fanout\_limit=default::10000 | -flatten\_hierarchy=default::rebuilt | | -fsm\_extraction=default::auto | -gated\_clock\_conversion=default::off | -generic=default::[not\_specified] | -include\_dirs=default::[not\_specified] | | -keep\_equivalent\_registers=default::[not\_specified] | -max\_bram=default::-1 | -max\_bram\_cascade\_height=default::-1 | -max\_dsp=default::-1 | | -max\_uram=default::-1 | -max\_uram\_cascade\_height=default::-1 | -mode=default::default | -name=default::[not\_specified] | | -no\_lc=default::[not\_specified] | -no\_srlextract=default::[not\_specified] | -no\_timing\_driven=default::[not\_specified] | -part=xc7a100tcsg324-3 | | -resource\_sharing=default::auto | -retiming=default::[not\_specified] | -rtl=default::[not\_specified] | -rtl\_skip\_constraints=default::[not\_specified] | | -rtl\_skip\_ip=default::[not\_specified] | -seu\_protect=default::none | -sfcu=default::[not\_specified] | -shreg\_min\_size=default::3 | | -top=top | -verilog\_define=default::[not\_specified] | |
| |  |  |  |  | | --- | --- | --- | --- | | **usage** | | | | | elapsed=00:00:16s | hls\_ip=0 | memory\_gain=489.398MB | memory\_peak=1704.695MB | |

|  |
| --- |
| **xsim** |
| |  |  |  |  | | --- | --- | --- | --- | | **command\_line\_options** | | | | | -sim\_mode=default::behavioral | -sim\_type=default:: | |