
CMPE240 Feb! (Mon) / Jan 27 (Wed), 202 HARRY LI Todays Topics: 1° System Level CMPE 240 Welcome to 240 Section Z Architecture - LPC 1769 Ref: github/hvalili/cmpe 240/ Emil: Rua li@sjsu.edu 20184-102 2° CP V Data-Office Hours: M.W. 4:30-5:30 pm. Zoom Based Sheet Example: Greenshet github/hudili 1° CPU module (a), center of the CMPEZ40/2018F System Cyont Design References; NXP 1769 1. Greensheet DN github (650) 400-1116 Text Messge Prototype digi-key.com mouser Theregusit Regiments 1800 Advanced Microprocessor Systems Z. Wivenvapping Board Smart phones & RISC Architecture Divension: 6"x4" SG, Edge AI & JoT, AI ~ BPU with Through-Holes,
Architectural and ONE side of Board
Ropply Pe System Asperts whose through-Holes Fully Functional Microprocessor with metal plating; But
System not the caline Board (just Action Items: the throny-Holes) 1 github/hualili/cmpezyo 3 PWR CKT: JI Connector Zo Pre-regarit Regimements, 180D Right Angle Connector; 3º CPC 1769 CPU module 5/W Toggle Switch; IC digi-tay. com or mouser. com Regulation 7805, 1117 Handson: multiple projects, 3 mile Resistor, Cap. (LPF)
Stones
NXP. Com Note: Debug Development 4° CPU Datasheet 5° MCU expressio No External Park CKT



Peripheral Controller Init's Config for Special Ref: SUCPU Datusheet, PP9 Purpose Registers will define Example: From SCH.
10 SPI Serial Exipheral Interfrue while function the più will Action |: Homework -Note: RESET pintres to Inchall in Read SCH, generate a Dur Prototype Deign table for all periphering STUBLE: CFLE Datasheet, pp.q MOST: Master Output Slave Input SPIA SPIB Slave [TubleZ: SCH, to find subset of the 10 Controller. Advanced feature: MISO: Master Input Slave Output G.E. Graphics Engine SCK: Serial Clock (0) Example: Broadcom Pie3Bt, 479GE SSEL: Enable SPI Controller (ON the Slame Side, Active Low) NUDA: GPU (Graphics Note: mosi, miso, sckx, SSELX, where & Stands for the Provessing Unit)


Xth of SPI Controller "3+1" NAND 1286PU.

Stion: Find Number of SPI IF | most/miso/sck 2566PU

TX2, 60PU+

SSEL (Enable) & 2566PU

This (PC1769 CPU? (SSEL (Enable)) xth of SPI Controller Question: Find Number of STIIF forthis LPC 1769 CPU? Software Implementation Two STI I/F STIO, STI, SPITWAVE Implementant ZO MART (Serial I/F), Note PS232 for G. F (20, 3D) DASIC Concepts. JTX (Trunsmitter) 1° RISC (Reduced Instruction [Rx (Receiver) 3rd pin has to Be a pont of it GOD Set Computer) (ARM) (MINS PO.O; PO.I Andtiplexing, TX/SDA 32 Bit



Datusheet for 7805, Corps are 3º Memory Bank: 8 those with Polarity 46/8=21.51.51.5/23 Bill of the material to Build = 24.21.210 = 512M Question: How many Bits from SPIIF Based Color LCD the Addr. Bus do we need to Device, a SPI (NotIzC) uniquely define Funh memory b module - Connector Seftware API 7000 Sits · all 70000 2-3 weeks LSBit (St BANK Little CPU Arch: technie Discussion Starting Addr. of the Endian 15+ Bank, 1 . Whench was 0 × 0000 _0000 What is the Stating Address 2 = 4 GB 01 The 2 028 of the 2nd Bank: 8 x 2000- 0000 j - 2nd BANK 0x4000-0000; -3rd BANK CMPE240 Feblo [wed] Byte Addressable Mauhine Ref: github/hualili/cmpez40 ... 20/8F-107-lec6PP ~ whose Smallest Men. Cell Homework . Form 4-Person Team

First, Last Name, Last 4 Orgits SID

E-mil Address -> Submission

With unique address is a

Single Byte


```
Vin Emil & Convas By Thrisday Submission:
      11:59 Subject Title Team Coordinator 1° Fraiest Exported
Document Name First Last_Comptago in Zip format
     2-minl Sulomission.
Homework Z: (1 pt)
                                           2º White paper, Report
                                            3° Video Chip (up to 5~7
      Requirements () Build a grototype
                                            Seconds) short please
     Board (2) Write a first program
                                           Example: From PPT ON GTPP I/F.
     Turnowloff LED"Hello, the world"
                                          Identify CPU Gpp pin
      Note: Use Prototype Bond to Birld
                                           PP.3 J2-22 Input
            GPP I/O to Drive LED ON/OFF
     (3) Birld I/O Testing Circuit, the
                                             PO.2 J2-23 Dutent
       CKT input is from GPP (GPID)
                                          Consider the Dutent Texting CKT,
   GPP(Dutput)


CKTZ Fig1.
(PU prototype CKT,: For Ontent

Testing j"1" to Turnon LED PO.21 ITER

CKTz: For Input Testing

VCC = IR + VIED ....(1)
                                              Vcc = IR + VLED ··· (1)
      [Imput" 1", Toggle Switch to Connect GPF
                                              VCC=8,3VDC
      Imput to VCC (Via a Resistor)
Imput "O", Toggle the switch to GND
(VIA Resistor)
                                              IE 10mA, VLED=1, ZVDC
                                              3.3 = lox10-3 R+1.2
    (4) Wintsone page Report (IEEE paper
                                                  R=(3.3-1.2)/10-2=210
      format) White paper One ON CANVAS
                                              Now, Let's Design CKTZ
    Due 7 weeks from Today, Feb 24.
```





3°~/2018F/2018F-107-~	Pin Connectivity	3+1
(For GPP)	CPU SPI(s)	
4°~/2018F/2018F-109		- L
4°~/2018F/2018F-109 (FOR SPI LCD)	MOSI SI Phaysz-s	CEN (D)
5°~/cmpe 240/20185-10-~	· · · · · · · · · · · · · · · · · · ·	
Drawline, Zip	miso 50	(CPU(I)
(For 2DGE-Line Plot)	FØ.8/JZ-6 SCK CLK FØ.7/JZ-7	
	SCK JUK	(CPU(O)
Topics: 1° SPRs for SPI LCD I/F; Z° SPRs for GPP.	76,7 fz-7	37 67.(5)
I/F; 2°SPRS for GPP.		
In: 7 2 Config of Perspherial Controlle	VK) PO. b	(crulo)
Cap Cap		1.06/.
Jarra Cara Cara Cara Cara Cara Cara Cara	Table : Connection	vity Tarble
SPI (Serial Peripheral Interfere)	Z0185-8-SPI(<u> </u>
Note: External Connection - CPU GPP. JZ-X Pp.Z, etc.	2018F-188-4D-	
JZ-X Pp.Z,etc.	Note: Connectivi	
<u> </u>		
Example: STR	for CPU to SPILL	JD Hisping
STI Interfere for Color	Devile.	
CD Display.	Action : Solder u	up the SPI
J Hardware Design	LCD Device;	
Salphan Danian	Software Design	
Software Design	_ `	(0,0)
Consider Handware Design Block CP. U. Diagram	Background:	-1 Coordinate
Step MOSI SPI	J P C	origin(0,0)
STI MIZO (Slave		appen left
Host		orner
SSEL Figl.	F.42	

Stato (0,0) - L2R one pixel

at a time, -T2B one row

M: No. of Pixels per Vow N: No. of Rows per Frame Width Height
No. of Fixels/Row No. of Rows Zo I(x, y) Image Plane(s) r: red;
g: gveen;
b: blue. A Bankground 2D GE.

Piscursian Block map Controller Dagram GPP+SPI

$$f_F = 30 \text{Hz};$$
 ...(1)
 $T_F = /f_F = 33.3 \times 10^{-3} \text{Sec}.$