

David Kebo Houngninou

Houngninou

CSCE 312: Computer Organization

Digital Logic Design

Houngninou

CSCE 312: Computer Organization

Sequential Systems

Combinational logic circuits:

Output values only depend on present input values.

Sequential logic circuits:

Output values depend on input values and the state.

Sequential circuits must have a way to retain states with memory devices.

Sequential logic circuits can be synchronous or asynchronous:


- A synchronous sequential circuit uses a clock signal to control the changes between states.
- An asynchronous sequential circuit does not use a clock.

Houngninou

CSCE 312: Computer Organization

3

Sequential System Diagram



Mealy finite state machine

The m outputs depend on k present state bits and n inputs.

Moore finite state machine


The m outputs only depend on k present state bits

Remember: Moore is Less!

Houngninou

CSCE 312: Computer Organization

Controller Block Diagrams




Houngninou

CSCE 312: Computer Organization

5

Clock Signal



τ: period (in seconds)

f: frequency (in Hertz) = $1/\tau$

duty cycle: ratio of pulse width to period (%)

$$D_C = P_w / \tau$$

 P_w : pulse width (in seconds)

| millisecond (ms) | Kilohertz (kHz) | | |
|------------------|-----------------|--|--|
| 10 ⁻³ | 10 ³ | | |
| microsecond (μs) | Megahertz (MHz) | | |
| 10 ⁻⁶ | 10 ⁶ | | |
| nanosecond (ns) | Gigahertz (GHz) | | |
| 10 ⁻⁹ | 10 ⁹ | | |

Microprocessor clock frequency

AMD Ryzen™ 9 3900X

Graphics Model: Discrete Graphics Card Required # of CPU Cores: 12

of Threads: 24

Max Boost Clock 1: Up to 4.6GHz

Base Clock: 3.8GHz



A microprocessor frequency is the internal frequency of CPU core.

The higher the frequency, the faster the processor is!

Another factor of performance is the number of Instructions Per Clock that the CPU can process (IPC).

The clock frequency and the IPC give us the total number of instructions per second that the CPU can process:

of instructions/second = Frequency * IPC

Houngninou

CSCE 312: Computer Organization

-

Clock Signal Example

What is the pulse-width of a 4.77 MHz clock with a 30% duty cycle?

Houngninou

CSCE 312: Computer Organization

Clock Signal Example

What is the pulse-width of a 4.77 MHz clock with a 30% duty cycle?

$$\tau = 1/f = (4.77 \times 10^6)^{-1} = 2.096 \times 10^{-7} = 210 \text{ ns}$$

Houngninou

CSCE 312: Computer Organization

9

Clock Signal Example

What is the pulse-width of a 4.77 MHz clock with a 30% duty cycle?

$$\tau = 1/f = (4.77 \times 10^6)^{-1} = 2.096 \times 10^{-7} = 210 \text{ ns}$$

$$Pw = (duty \ cycle) \times \tau = (0.3) \times (210 \ ns) = 63 \ ns$$

Houngninou

CSCE 312: Computer Organization

Storage Elements

(a) level-sensitive storage element
(D-latch)

always @ (g or d)
begin

if (g) q <= d;
end

latch is transparent to changes on d

g

q follows d when g is high

(b) edge-triggered storage element
(data flip-flop, or DFF)

always @ (posedge clk)
begin
q <= d;
end

capture the d input


clk


d


q follows d on rising edge of clk


Houngninou

CSCE 312: Computer Organization











Other State Elements

Q'(t)



JK can be useful for single bit flags with separate set(J), reset(K) control.

RARELY USED




Can be useful for asynchronous counter design.

RARELY USED

Synchronous vs Asynchronous inputs


Synchronous input: Output changes after active clock edge Asynchronous input: Output changes independently of clock

- State elements often have an asynchronous set and reset control.
- The D input is synchronous with respect to Clk.
- S and R are asynchronous inputs. S and R can change the output Q independently of Clk.
- · Asynchronous inputs are dominant over Clk.




Houngninou

CSCE 312: Computer Organization



D-Flip-Flop with Async. Set/Res

(a) DFF with asynchronous Set/Reset




Houngninou

CSCE 312: Computer Organization

19

D-Flip-Flop with Async. Set/Res




- 1. d input is captured on rising clock edge as r, s are negated; q becomes '1'.
- 2. r input is asserted; q becomes '0'.
- 3. s input is asserted; q becomes '1'.
- 4. assertion of *s* input (a) overrides clock input (b), so *q* output remains as '1'.

Houngninou

CSCE 312: Computer Organization

D-Flip-Flop with Sync. Set/Res

(b) DFF with synchronous preset/clear




```
always @ (posedge clk)
begin
  q <= d; //lowest priority
  if (!pre) q <= 1'b1;</pre>
  if (clr) q <= 0'b0; //highest priority
end
```

Houngninou

CSCE 312: Computer Organization

21

D-Flip-Flop with Sync. Set/Res



- 1. d input is captured on rising clock edge as clr, pre are negated; q becomes '1'.
- 2. assertion of synchronous input has no effect if does not occur on the active clock edge
- 3. clr input is asserted on rising clock edge; q becomes '0'.
- 4. pre input is asserted on rising clock edge; q becomes '1'.

FF Timing: Propagation Delay

- C2Q: Q will change some propagation delay after change in
 C. Value of Q is based on D input for DFF.
- S2Q, R2Q: Q will change some propagation delay after change on S input, R input
- Note that there is NO propagation delay D2Q for DFF!
- D is a Synchronous INPUT, no prop delay value for synchronous inputs

Houngninou

CSCE 312: Computer Organization

23

Setup, Hold Times

Synchronous inputs (e.g. D) have Setup, Hold time specification with respect to the CLOCK input


Setup Time: the amount of time the synchronous input (D) must be stable before the active edge of clock.

Hold Time: the amount of time the synchronous input (D) must be stable after the active edge of clock.

Houngninou

CSCE 312: Computer Organization

Setup, Hold Time



If changes on D input violate either setup or hold time, then correct FF operation is not guaranteed.

Setup/Hold measured around active clock edge.


Houngninou

CSCE 312: Computer Organization

25

Registers

The most common sequential building block is the register. A register is n bits wide, and has a load line for loading in a new value into the register.



Register contents do not change unless LD = 1 on active edge of clock.

A DFF is NOT a register!


DFF contents change every clock edge.

ACLR used to asynchronously clear the register

Houngninou

CSCE 312: Computer Organization

1 Bit Register using DFF, Mux




Note that the DFF simply loads an old value when LD = 0.

DFF is loaded every clock cycle.

Houngninou CSCE 312: Computer Organization

27


1 Bit Register using Gated Clock



Houngninou


CSCE 312: Computer Organization

8-bit Register



Counter

Very useful sequential building block. Used to generate memory addresses, or keep track of the number of times a datapath operation is performed.



LD asserted: loads counter with DIN value.


CNT_EN asserted will increment counter on next active clock edge.

ACLR will asynchronously clear the counter.


Houngninou


CSCE 312: Computer Organization

One way to build a Counter



Incrementer: Combinational Building Block






Houngninou

CSCE 312: Computer Organization


8-bit Counter




Describing FSMs

- State Tables
- 2. State Equations
- 3. State Diagrams
- 4. Algorithmic State Machine (ASM) Charts
 - 1. Preferred method in this class
- 5. HDL descriptions


Example State Machine



State Diagram (Bubble Diagram)








Houngninou

CSCE 312: Computer Organization ASM Chart

35


ASM Chart Symbols




State-Representing Symbol



Conditional Output Symbol



Basic Decision Symbol



Flow Direction Symbol

Houngninou

CSCE 312: Computer Organization

FSM Implementation

Use DFFs, State assignment: S0 = 00, S1 = 01, S2 = 10


| PS | | NS | | State Table | | | | | |
|----|------------|----|---|-------------|----|----|----|-----------------------------|--|
| | _CNT Q1 Q0 | | | Q1 | Q0 | D1 | D0 | | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | 0 | 0 | 1 | 0 | 1 | 0 | 1 | Equations | |
| | 0 | 1 | 0 | 1 | 0 | 1 | 0 | D1 = CNT'O1OO' + CNT'O1'OO | |
| | 0 | 1 | 1 | X | X | X | X | D1 = CNT'Q1Q0' + CNT Q1'Q0 | |
| | 1 | 0 | 0 | 0 | 1 | 0 | 1 | | |
| | 1 | 0 | 1 | 1 | 0 | 1 | 0 | D0 = CNT'Q1'Q0 + CNT Q1'Q0' | |
| | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | |
| | 1 | 1 | 1 | X | X | X | X | | |
| | | | | | | 1 | | | |


Houngninou

CSCE 312: Computer Organization

37

Minimize Equations






Houngninou

CSCE 312: Computer Organization

FSMD Block Diagram



Houngninou


CSCE 312: Computer Organization

39

FSM Usage as Controller

Custom counters

Datapath control



Houngninou

CSCE 312: Computer Organization

Summary

- · We will be describing sequential systems via HDL.
- The HDL allows the synthesis of the design
- Will use common sequential building blocks extensively:
- Registers, Counters, Shift registers, Memories
- Basic storage element will be DFF

Houngninou

CSCE 312: Computer Organization