

Intel[®] ME Firmware Integrated Clock Controller (ICC) Tool

Tools User Guide

January 2013

Revision 1.0

Intel Confidential



Notice: This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

12C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel® Active Management Technology (Intel® AMT) requires activation and a system with a corporate network connection, an Intel® AMT-enabled chipset, network hardware and software. For notebooks, Intel AMT may be unavailable or limited over a host OS-based VPN, when connecting wirelessly, on battery power, sleeping, hibernating or powered off. Results dependent upon hardware, setup and configuration. For more information, visit http://www.intel.com/technology/platform-technology/intel-amt.

WARNING: Altering clock frequency and/or voltage may: (i) reduce system stability and useful life of the system and processor; (ii) cause the processor and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system data integrity. Intel has not tested, and does not warranty, the operation of the processor beyond its specifications. Intel assumes no responsibility that the processor, including if used with altered clock frequencies and/or voltages, will be fit for any particular purpose. For more information, visit Overclocking Intel Processors

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families: Go to: http://www.intel.com/products/processor_number

Code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2013, Intel Corporation. All rights reserved.



Contents

1	Intro	duction	5
	1.1	Terminology	5
	1.2	Reference Documents	
2	ICC T	ools	7
	2.1	Command Line Interface	
	2.2	Examples	
		2.2.1 Example 1 - Get Clock Capabilities	
		2.2.2 Example 2 - Get Intel Clock Range Definition Record	
		2.2.3 Example 3 - Get OEM Clock Range Definition Record	
		2.2.4 Example 4 - Get Lock	
		2.2.5 Example 5 - Get Profiles	
		2.2.6 Example 6 - Get Record (Intel)	
		2.2.7 Example 7 - Get Record (Current)	
		2.2.8 Example 8 - Read Register (All)	
		2.2.9 Example 9 - Read Register (Names)	
	2.3	Error and Status Messages	
		2.3.1 Clock Commander Tool Error and Status Messages	
		2.3.2 Boot Status	
Tables			
	1-1	Terminology	F
	1-2	Reference Documents	
	2-1	CCT Error and Status Messages	
	2-2	ICC Boot Status Errors	
	2-3	ICC Boot Status Informational Messages	



Revision History

Revision Number	Description	Revision Date
0.5	Initial release	March 2011
0.6	Added flags for WUOB command	May 2011
0.7	 Add new command gcem Parameters changed for commands sl, sce, wuob and smr Command capability changed for command smr Remove temporary UOB in command gr Update some examples in section 2.3 Remove boot status errors "TempUobViolatedClkRangeLimits" and "TempUobApplyingFailure" in table 2.2 Add one new CCT status message in section 2.4 	June 2011
0.8	Change Intel® 7 Series Express Chipset to Intel® 7 Series/C216 Chipset Family	September 2011
0.9	Update command usage and its NOTES Remove the feature of SMBus and its commands, smr and smw Remove the command rrd and gcem Remove selector, perm, from command gr Remove the flag for ICC Record, postuob The file cct.ini is no longer used while removing Control via SMBUS Example of output by commands are updated To add two CCT error and status messages in Table 2-1 To remove DOS_WAIT, BAD_NONCE, and DOS_WAIT_BAD_NONCE from Table 2-1 To remove DENIED_AUTO_LOCKED from Table 2-1	February 2012
0.91	Rename Intel [®] ME Firmware Integrated Clock Controller (ICC)	April 2012
0.92	Remove SMBus related. No SMBus supported on ME9.0	June 2012
0.93	 Minor changes to note on ICC Tool output example (Section 2.2) will be different on Intel[®] ME8.0, Intel[®] ME8.1, Intel[®] ME9.0 and Intel[®] ME9.5 	August 2012
1.00	Finalize to Rev1.0	January 2013





1 Introduction

The purpose of the document is to provide guidance on the usage of the tools provided for Intel[®] ME Firmware Integrated Clock Controller (ICC) included within the Intel[®] Management Engine (Intel[®] ME) firmware kit.

1.1 Terminology

Table 1-1. Terminology

Acronym or Term	Definition
API	Application Programming Interface
BIOS	Basic Input Output System
CCT	Clock Commander Tool
CCTwin	Windows* command line version of the Clock Commander Tool
CPU	Central Processing Unit
DLL	Dynamic Link Library
FITC	Flash Image Tool
FW	Firmware
HECI (deprecated)	Host Embedded Controller Interface
ICCS	Integrated Clock Controller Services
Intel [®] ME	Intel Management Engine
Intel [®] MEI	Intel Management Engine Interface (formerly HECI)
PCH	Platform Controller Hub
Permanent UOB	UOB that is applied on every boot.
UOB	Update on Boot. An record of ICC registers setting that are applied on the next platform boot.

1.2 Reference Documents

Table 1-2. Reference Documents

Document	Document No. / Location
Lynx Point SPI Programming Guide	FW release kit
Lynx Point Intel [®] Management Engine Firmware Bring Up Guide	FW release kit
Lynx Point Platform Controller Hub (PCH) External Design Specification (EDS)	Please contact your FAE for availability.

§







2 ICC Tools

This document covers the usage of the Clock Commander Tool (CCT) included in the ..\Tools\ICC_tools\ directory. Details on other tools can be found in the tools user guides included in the other tools directories contained within the firmware kit.

The CCT tools included in the Lynx Point firmware release kit are designed for Lynx Point based platforms only. These tools will not function on other legacy platforms.

2.1 Command Line Interface

CCT.exe and CCTwin.exe support the following command line options. To view all of the supported options, run the application with no arguments or with the ? option. The command syntax for the CCT tool is CCT [options] command [arguments].

The Windows* version of the tool - CCTwin.exe - requires that the Intel[®] MEI driver is loaded for it to function.

The available options are:

/v0 - verbose level 0. This is the default mode and provides the smallest amount of information.

/v1 - verbose level 1. This is the debug mode and includes additional debug information including the raw Intel[®] MEI message information.

The available CCT command are:

ССТ	gcc [no arguments]	
	gcdr [selector] [OEM index]	
	gl [no arguments]	
	sl [registers to lock] [params]	
	sce [clock enables] [clock enables mask] [params]	
	gp [no arguments]	
	sp [profile number]	
	gr [selector]	
	rr [buffered ¹ register or registers name to read]	
	wr [register name] = [register value]	
	wuob [flags] [register name] = [register value]	

NOTES

1. Option for registers that have two stages (buffered & active). The "buffered" option reads the value yet to propagate to the active stage. When reading a single stage register where there is no buffered value, the active value is returned.

gcc:

Gets ICC clock capabilities



gcdr:

Gets combined clock range definition record used by FW. Could be run with "oem" selector. If so then requested clock range definition record for current profile is returned. If a record index is specified (e.g. oem 1) then requested clock range definition record for profile #1 is returned.

ql:

Show which registers are locked and cannot be written after EOP.

sl:

Locks specified registers. The registers to be locked can be specified as symbolic names or as 32 bit register masks. A single register can be specified or a list of registers can be specified. This command would typically be used by BIOS developers. This command is to specify which registers will be unlocked/locked after EOP. This command will not work after the BIOS sends the End of Post Intel[®] MEI message. A flag option "noresp" can be used if CCT doesn't want a response from Intel[®] ME FW.

sce:

Enables or disables selected PCI clock outputs. The clock enables argument is a 32 bit value which specifies the clock output settings. The clock enables mask argument is a 32 bit value which specifies which clock outputs will be enabled or disabled. This command would typically be used by BIOS developers. This command will not work after the BIOS sends the End of Post Intel[®] MEI message. A flag option "noresp" can be used if CCT doesn't want a response from Intel[®] ME FW.

gp:

Gets the currently used ICC profile number.

sp:

Sets the ICC profile to the number specified in the profile number argument. This command will not work after the BIOS sends the End of Post Intel[®] MEI message.

gr

Gets the ICC record specified in the selector argument. The available selectors are: intel - Intel record oem - OEM record preuob - platform boot time record pre UOB current - current record

rr

Reads registers based on the register argument. The register can be specified as a list of decimal or hexadecimal offsets or a list of symbolic names. When specified as a list offsets and symbolic names can be mixed. Registers can also be specified as a range in which case only numbers can be used. This command also accepts the buffered option for registers that have two stages.

wr:

This command writes ICC registers based on the register offset and value arguments. The arguments need to be specified in the form of a pair in the form of *register offset = register value*. the register offset can be specified as a number or as a symbolic name.

wuob:

Write a UOB record. The flag for this command is invalid - invalidation request for the UOB record. If no flags are used, a permanent UOB is created or invalidated.



2.2 Examples

<The output shown below will be a little different between Intel® ME8.0, Intel® ME8.1, Intel® ME9.0 and Intel® ME9.5>

2.2.1 Example 1 - Get Clock Capabilities

```
C:\cct>cctwin.exe gcc
Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.
icc_hw_version_number = 0004.0000
icc_hw_sku = ENHANCED
icc_boot_status_report [0x00c00000]:
    boot event: "SetClockEnablesReceived"
    boot event: "LockReceived"
HECI CMD Status = 0x00000000 (SUCCESS)
```

2.2.2 Example 2 - Get Intel Clock Range Definition Record

```
C:\cct>cctwin.exe gcdr intel
Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.
clock_id = 1[MODIV 1]
clock_usage = {} -> NOT USED
frequency_min
                                      = 135.0000 MHz
frequency_max
                                      = 135.0000 \text{ MHz}
                                      = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
ssc_spread_percent_max
                                     = 0.50 %
clock_id = 2[MODIV 2]
clock_usage = {} -> NOT USED
frequency_min
                                       = 98.8558 MHz
frequency max
                                      = 100.0000 \text{ MHz}
ssc_change_allowed
ssc_spread_mode_control_up_allowed
ssc_spread_mode_control_center_allowed = 1
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 1
ssc_spread_percent_max
                                     = 0.50 %
clock id = 3[MODIV 3]
```



```
clock_usage = {} -> NOT USED
frequency_min
                                      = 99.4819 MHz
frequency_max
                                    = 100.0000 MHz
ssc_change_allowed
                                    = 1
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 1
                                     = 0.50 %
ssc_spread_percent_max
clock_id = 4[MODIV 4]
clock_usage = {} -> NOT USED
frequency_min
                                      = 135.0000 \text{ MHz}
                                      = 135.0000 MHz
frequency_max
                                      = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                      = 0.00 %
ssc_spread_percent_max
clock_id = 5[MODIV 5]
clock_usage = {} -> NOT USED
frequency_min
                                      = 135.0000 \text{ MHz}
                                     = 135.0000 MHz
frequency_max
                                      = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                      = 0.00 %
ssc_spread_percent_max
clock_id = 6[MODIV 6]
clock_usage = {} -> NOT USED
                                     = 96.0000 MHz
frequency_min
frequency_max
                                     = 96.0000 MHz
                                      = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                      = 0.00 %
ssc_spread_percent_max
clock_id = 7[MODIV 7]
clock_usage = {} -> NOT USED
frequency_min
                                     = 89.1641 MHz
                                    = 89.1641 MHz
frequency_max
                                     = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
```



```
ssc_spread_percent_max
                                     = 0.00 %
clock_id = 8[MODIV 8]
clock_usage = {} -> NOT USED
frequency_min
                                    = 135.0000 MHz
frequency_max
                                    = 135.0000 MHz
                                     = 0
ssc_change_allowed
ssc_spread_mode_control_up_allowed
                                     = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
ssc_spread_percent_max
                                     = 0.50 %
HECI CMD Status = 0x00000000 (SUCCESS)
```

2.2.3 Example 3 - Get OEM Clock Range Definition Record

C:\cct>cctwin.exe gcdr OEM 0 Intel (R) Clock Commander Tool Version: 9.0.0.7046 Copyright (C) 2012 Intel Corporation. All rights reserved. clock_id = 1[MODIV 1] clock_usage = {} -> NOT USED frequency_min = 135.0000 MHz= 135.0000 MHzfrequency_max ssc_change_allowed ssc_spread_mode_control_up_allowed ssc_spread_mode_control_center_allowed = 0 ssc_spread_mode_control_down_allowed = 1 ssc_spread_mode_control_halt_allowed = 0 ssc_spread_percent_max = 0.50 % clock_id = 2[MODIV 2] clock_usage = {} -> NOT USED = 100.0000 MHz frequency_min = 100.0000 MHz frequency_max = 0 ssc_change_allowed ssc_spread_mode_control_up_allowed = 0 ssc_spread_mode_control_center_allowed = 0 ssc_spread_mode_control_down_allowed = 0 ssc_spread_mode_control_halt_allowed = 0 = 0.00 % ssc_spread_percent_max clock_id = 3[MODIV 3] clock_usage = {BCLK, DMI, PEG, PCIe, PCI33, SATA, USB3} frequency_min = 100.0000 MHz= 100.0000 MHzfrequency_max = 1 ssc_change_allowed



```
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 1
ssc_spread_percent_max
                                    = 0.50 %
clock_id = 4[MODIV 4]
clock_usage = {} -> NOT USED
frequency_min
                                      = 135.0000 \text{ MHz}
frequency_max
                                      = 135.0000 \text{ MHz}
ssc_change_allowed
ssc_spread_mode_control_up_allowed
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
ssc_spread_percent_max
                                      = 0.00 %
clock_id = 5[MODIV 5]
clock_usage = {} -> NOT USED
frequency_min
                                      = 135.0000 \text{ MHz}
                                      = 135.0000 \text{ MHz}
frequency_max
ssc_change_allowed
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                    = 0.00 %
ssc_spread_percent_max
clock_id = 6[MODIV 6]
clock_usage = {} -> NOT USED
                                      = 96.0000 MHz
frequency_min
frequency_max
                                      = 96.0000 MHz
ssc_change_allowed
ssc_spread_mode_control_up_allowed
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                      = 0.00 %
ssc_spread_percent_max
clock_id = 7[MODIV 7]
clock_usage = {} -> NOT USED
                                      = 89.1641 MHz
frequency_min
                                      = 89.1641 MHz
frequency_max
ssc_change_allowed
ssc_spread_mode_control_up_allowed
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                     = 0.00 %
ssc_spread_percent_max
clock_id = 8[MODIV 8]
```



```
clock_usage = {} -> NOT USED
frequency_min
                                     = 135.0000 MHz
frequency_max
                                     = 135.0000 MHz
ssc_change_allowed
                                     = 0
ssc_spread_mode_control_up_allowed = 0
ssc_spread_mode_control_center_allowed = 0
ssc_spread_mode_control_down_allowed = 1
ssc_spread_mode_control_halt_allowed = 0
                                      = 0.00 %
ssc_spread_percent_max
HECI CMD Status = 0 \times 000000000 (SUCCESS)
             Example 4 - Get Lock
2.2.4
C:\cct>cctwin.exe gl
Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.
REGISTERS TO BE UNLOCKED AFTER EOP:
SSCDIVINTPHASE_DMI100
SSCTRIPARAM_DMI100
SSCCTL_DMI100
SSCDIVINTPHASE_PCHPCIE100
SSCTRIPARAM_PCHPCIE100
SSCCTL_PCHPCIE100
MDYNCTL
HECI CMD Status = 0 \times 000000000 (SUCCESS)
2.2.5
             Example 5 - Get Profiles
C:\cct>cctwin.exe gp
Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.
number_of_icc_profiles
                              = 2
oem_boot_profile_number
                              = 0
icc_profile_is_selected_by
                               = oem (strap)
current_boot_profile_index
HECI CMD Status = 0 \times 000000000 (SUCCESS)
2.2.6
             Example 6 - Get Record (Intel)
C:\cct>cctwin.exe gr intel
Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.
FLAGS [0x00012080]
```

record_length

= 128



```
REGISTERS
SECURITY0
                               = 0xffffffcd
                              = 0xfffff9ff
SECURITY1
SECURITY2
                              = 0xffffffff
BIAS0
                              = 0x2ab05530
SBEPCTL
                              = 0 \times 00020110
SSCCTL_DCLK135
                             = 0x00000000
SSCGTL_DCLK135
                            = 0xff8f61ff
SSCANACTL_DMI100
                              = 0xff8f61ff
SSCANACTL_PCHPCIE100
SSCCTL_DCLKBEND
                          = 0xff8f61ff
= 0x00000008
                              = 0xff8f61ff
                            = 0xff8f61ff
= 0xff^
SSCANACTL_DCLKBEND
SSCANACTL_VGACLK
                             = 0xff8f61ff
SSCANACTL_USB96
                             = 0xff8f61ff
SSCANACTL_REF14
SSCANACTL_27S
                             = 0xff8f61ff
DBUFF0_CLKOUT_DP_SSC = 0x00000f01
```

HECI CMD Status = 0x00000000 (SUCCESS)

2.2.7 Example 7 - Get Record (Current)

C:\cct>cctwin.exe gr current

Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.

FLAGS [0x0001206c]

record_length = 108

REGISTERS

 $SSCDIVINTPHASE_DMI100 = 0x00000000$ SSCTRIPARAM_DMI100 = 0x00000000 $= 0 \times 00000001$ SSCCTL DMI100 SSCDIVINTPHASE_PCHPCIE100 = 0x00000032 SSCTRIPARAM_PCHPCIE100 = 0x12404038 SSCCTL_PCHPCIE100 $= 0 \times 000000000$ DIV_PCI33 $= 0 \times 00030203$ DIV FLEX4824 $= 0 \times 00030103$ = 0x7d9c0f8fOCKEN MDYNCTL $= 0 \times 000000004$ SEFLXNP = 0x00009999SEPCICLKBP $= 0 \times 000999999$ DCOSS $= 0 \times 00000400$ SECOSS $= 0 \times 00002516$ MCSS $= 0 \times 00000001$ $= 0 \times 000111114$ PLLRCS ICCCTL = 0x00000018PMPCI $= 0 \times 000000000$ PM1SRCCLK = 0x76543210PM2SRCCLK $= 0 \times 000000098$

HECI CMD Status = 0x00000000 (SUCCESS)



2.2.8 Example 8 - Read Register (All)

C:\cct>cctwin.exe rr all

Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.

SECURITYO = 0xffffffcd = 0xfffff9ff SECURITY1 = 0xffffffff SECURITY2 BIAS0 = 0x2ab05530BIAS1 = 0x000000f2BIAS2 = 0x00000000BIASMISC = 0x00000088= 0x070f7f99CLKPATH $= 0 \times 00000134$ MODDIV FB LCPLL0 = 0x00000000LCPLL1 = 0x00000000LCPLL2 $= 0 \times 00005560$ = 0x00000000LCPLL3 $= 0 \times 000000000$ LCPLL4 = 0x00000000LCPLLMON OSC0 = 0x0000005c $= 0 \times 00020301$ SFR0 MONPORT0 = 0xe0000000= 0x00000000MONPORT1 MIIXTOP $= 0 \times 000000000$ VISACTL0 $= 0 \times 000000000$ VISACTL1 $= 0 \times 000000000$ $= 0 \times 000000000$ VISACTL2 CBMISC = 0x00000000SBEPCTL $= 0 \times 00020110$ MONPORT2 $= 0 \times 000000000$ CMNRSTFSM $= 0 \times 00001d4c$ SSCDIVINTPHASE_DCLK135 $= 0 \times 000000024$ $= 0 \times 000000000$ SSCDITHPHASE_DCLK135 SSCTRIPARAM_DCLK135 = 0x27708028= 0x00000000SSCCTL_DCLK135 $= 0 \times 000000021$ SSCAUXDIV_DCLK135 $= 0 \times 00000001$ SSCMISC_DCLK135
 SSCHISC_DCLKI35
 = 0x000029c5

 SSCTRIPARAMEXTRA_DCLK135
 = 0x00000000

 COCREGIO DCLK135
 = 0x00000000
 = 0xff8f61ff SSCANACTL_DCLK135 = 0x004d0012SSCRSTFSM_DCLK135 $= 0 \times 000000000$ SSCDFXPHSPLN0_DCLK135 = 0x00000000SSCDFXPHSPLN1_DCLK135 SSCDFXMISCO_DCLK135 = 0x02000000SSCDFXMISC1_DCLK135 = 0x00000000SSCDFXMON_DCLK135 = 0x00000000 $= 0 \times 00400001$ SSCDFXMISRO_DCLK135 $= 0 \times 000000000$ SSCDFXMISR1_DCLK135 = 0x00000000SSCDFXCNT_DCLK135 SSCVISA0_DCLK135 = 0x00000000SSCVISA1_DCLK135 = 0x00000000SSCVISA2_DCLK135 = 0x00000000SSCDIVINTPHASE_DMI100 = 0x00000000



GGGDTTVDVI GT DVT100		0 00000000
SSCDITHPHASE_DMI100	=	0x00000000
SSCTRIPARAM_DMI100	=	01100000000
SSCCTL_DMI100	=	
SSCAUXDIV_DMI100		0x00000029
SSCMISC_DMI100	=	0110000000
SSCTRIPARAMEXTRA_DMI100	=	0x000029c5
SSCRSVD_DMI100		0x00000000
SSCANACTL_DMI100	=	
SSCRSTFSM_DMI100		
SSCDFXPHSPLN0_DMI100	=	
SSCDFXPHSPLN1_DMI100	=	
SSCDFXMISC0_DMI100 SSCDFXMISC1_DMI100	=	
-		
SSCDFXMON_DMI100	=	01100000000
SSCDFXMISR0_DMI100	=	01100100001
SSCDFXMISR1_DMI100		0x00000000
SSCDFXCNT_DMI100	=	01100000000
SSCVISAO_DMI100	=	0x00000000
SSCVISA1_DMI100	=	
SSCVISA2_DMI100	=	01100000000
SSCDIVINTPHASE_PCHPCIE100	=	01100000000
SSCDITHPHASE_PCHPCIE100	=	
SSCTRIPARAM_PCHPCIE100	=	011111101000
SSCCTL_PCHPCIE100	=	0210000000
SSCAUXDIV_PCHPCIE100	=	0110000000
SSCMISC_PCHPCIE100	=	01100000001
SSCTRIPARAMEXTRA_PCHPCIE100	=	011000002300
SSCRSVD_PCHPCIE100	=	
SSCANACTL_PCHPCIE100	=	01122020222
SSCRSTFSM_PCHPCIE100	=	0x004d0012
SSCDFXPHSPLN0_PCHPCIE100		
SSCDFXPHSPLN1_PCHPCIE100	=	01100000000
SSCDFXMISCO_PCHPCIE100	=	0110200000
SSCDFXMISC1_PCHPCIE100	=	
SSCDFXMON_PCHPCIE100 SSCDFXMISRO PCHPCIE100	=	01100000000
SSCDFXMISRO_PCHPCIE100 SSCDFXMISR1_PCHPCIE100	=	
-	=	
SSCDFXCNT_PCHPCIE100		0x00000000
SSCVISA0_PCHPCIE100 SSCVISA1 PCHPCIE100		0x00000000
SSCVISA2_PCHPCIE100	_	0x00000000 0x00000024
SSCDIVINTPHASE_DCLKBEND SSCDITHPHASE DCLKBEND	_	0x00000024
_	_	
SSCTRIPARAM_DCLKBEND	=	0x27708028
SSCCTL_DCLKBEND		0x000000000000000000000000000000000000
SSCAUXDIV_DCLKBEND		0x00000021
SSCMISC_DCLKBEND SSCTRIPARAMEXTRA_DCLKBEND		0x00000001
SSCRSVD_DCLKBEND	=	
SSCANACTL_DCLKBEND		
SSCRNACTL_DCLKBEND SSCRSTFSM_DCLKBEND	=	
SSCRSIFSM_DCLKBEND SSCDFXPHSPLN0_DCLKBEND		0x004d0012
SSCDFXPHSPLN0_DCLKBEND SSCDFXPHSPLN1_DCLKBEND		0x00000000
SSCDFXPHSPLNI_DCLKBEND SSCDFXMISCO_DCLKBEND		0x000000000000
SSCDFXMISCO_DCLKBEND SSCDFXMISC1_DCLKBEND		0x02000000
	=	
SSCDFXMON_DCLKBEND	-	0200000000



SSCDFXMISRO_DCLKBEND	=	0x00400001
SSCDFXMISR1_DCLKBEND	=	0x00000000
SSCDFXCNT_DCLKBEND	=	0×000000000
SSCVISAO_DCLKBEND	=	0x00000000
SSCVISA1_DCLKBEND	=	0x00000000
SSCVISA2_DCLKBEND	=	0x00000000
SSCDIVINTPHASE_VGACLK	=	0x000015ba
SSCDITHPHASE_VGACLK	=	0x00000000
SSCTRIPARAM_VGACLK	=	0x27708028
SSCCTL_VGACLK	=	0x00000008
SSCAUXDIV_VGACLK	=	0110000000
SSCMISC_VGACLK	=	0x0000001
SSCTRIPARAMEXTRA_VGACLK	=	0x000029c5
SSCRSVD_VGACLK	=	01100000000
SSCANACTL_VGACLK	=	0xff8f61ff
SSCRSTFSM_VGACLK	=	0x004d0012
SSCDFXPHSPLN0_VGACLK	=	01100000000
SSCDFXPHSPLN1_VGACLK	=	01100000000
SSCDFXMISCO_VGACLK	=	0x02000000
SSCDFXMISC1_VGACLK	=	01100000000
SSCDFXMON_VGACLK		0x00000000
SSCDFXMISRO_VGACLK	=	
SSCDFXMISR1_VGACLK	=	01100000000
SSCDFXCNT_VGACLK	=	01100000000
SSCVISAO_VGACLK	=	
SSCVISA1_VGACLK	=	01100000000
SSCVISA2_VGACLK	=	01100000000
SSCDIVINTPHASE_USB96	=	
SSCDITHPHASE_USB96	=	01100000000
SSCTRIPARAM_USB96	=	011111111111111111111111111111111111111
SSCCTL_USB96		0x00000008
SSCAUXDIV_USB96	=	0110000000
SSCMISC_USB96	=	0x00000001
SSCTRIPARAMEXTRA_USB96	=	
SSCRSVD_USB96	=	01100000000
SSCANACTL_USB96	=	01111010111
SSCRSTFSM_USB96		0x004d0012
SSCDFXPHSPLNO_USB96		0x00000000
SSCDFXPHSPLN1_USB96		0x00000000
SSCDFXMISCO_USB96		0x02000000
SSCDFXMISC1_USB96	=	
SSCDFXMON_USB96	=	01100000000
SSCDFXMISRO_USB96	=	
SSCDFXMISR1_USB96	=	01100000000
SSCDFXCNT_USB96 SSCVISA0 USB96		0x00000000
_	=	
SSCVISA1_USB96	=	
SSCVISA2_USB96	=	
SSCDIVINTPHASE_REF14	=	
SSCDITHPHASE_REF14 SSCTRIPARAM REF14		0x24489123 0x12700000
_	=	
SSCCTL_REF14		
SSCAUXDIV_REF14	=	
SSCMISC_REF14	=	0x00000001 0x000029c5
SSCTRIPARAMEXTRA_REF14		
SSCRSVD_REF14	=	0x000002909



SSCANACTL_REF14		0xff8f61ff
SSCRSTFSM_REF14	=	
SSCDFXPHSPLNO_REF14		0x00000000
SSCDFXPHSPLN1_REF14		0x00000000
SSCDFXMISCO_REF14		0x02000000
SSCDFXMISC1_REF14		0x00000000
SSCDFXMON_REF14		0x00000000
SSCDFXMISRO_REF14		0x00400001
SSCDFXMISR1_REF14		0x00000000
SSCDFXCNT_REF14		0x00000000
SSCVISAO_REF14		0x00000000
SSCVISA1_REF14		0x00000000
SSCVISA2_REF14		0x00000000
SSCDIVINTPHASE_27S		0x00000000
SSCDITHPHASE_27S		0x00000000
SSCTRIPARAM_27S		0x00000000
SSCCTL_27S		0x00000009
SSCAUXDIV_27S		0x00000029
SSCMISC_27S		0x00000001
SSCTRIPARAMEXTRA_27S		0x000029c5
SSCRSVD_27S		0x00000000
SSCANACTL_27S		0xff8f61ff
SSCRSTFSM_27S		0x004d0012
SSCDFXPHSPLN0_27S		0x00000000
SSCDFXPHSPLN1_27S		0x00000000
SSCDFXMISCO_27S		0x02000000
SSCDFXMISC1_27S		0x00000000
SSCDFXMON_27S		0x00000000
SSCDFXMISRO_27S		0x00400001
SSCDFXMISR1_27S		0x00000000
SSCDFXCNT_27S		0x00000000
SSCVISA0_27S SSCVISA1_27S		0x00000000 0x00000000
SSCVISA1_275 SSCVISA2_27S		0x00000000
33CV13A2_273		0x0000000000000
DIV 27MC		0X00420417
DIV_27NS		035000000100
DIV_27S	=	0x000a8103
DIV_27S DIV_PCI33	=	0x00030203
DIV_27S DIV_PCI33 DIV_FLEX4824	= =	0x00030203 0x00030103
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK	= = =	0x00030203 0x00030103 0x00220105
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK	= = = =	0x00030203 0x00030103 0x00220105 0x00228203
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFFO_CLKOUT_ITPXDP	= = = =	0x00030203 0x00030103 0x00220105 0x00228203 0x000000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFFO_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP	= = = =	0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF0_CLKOUT_DMI	= = = = =	0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x000000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI	= = = = =	0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF0_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF0_CLKOUT_SRC0		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC0		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC0 DBUFF0_CLKOUT_SRC1		0x00030203 0x00030103 0x00220105 0x00228203 0x000000f01 0x7f07070f 0x000000f01 0x7f07070f 0x00000f01 0x7f07070f 0x000000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC0 DBUFF0_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1		0x00030203 0x00030103 0x00220105 0x00228203 0x000000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF0_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF0_CLKOUT_SRC1 DBUFF0_CLKOUT_SRC2		0x00030203 0x00030103 0x00220105 0x00228203 0x000000f01 0x7f07070f 0x000000f01 0x7f07070f 0x00000f01 0x7f07070f 0x000000f01 0x7f07070f 0x000000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_WECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC0 DBUFF0_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2		0x00030203 0x00030103 0x00220105 0x00228203 0x000000f01 0x7f07070f 0x000000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFFO_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF0_CLKOUT_SRC1 DBUFF0_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF0_CLKOUT_SRC2		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF0_CLKOUT_SRC3		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01 0x7f07070f 0x00000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC4 DBUFF1_CLKOUT_SRC4		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01
DIV_27S DIV_PCI33 DIV_FLEX4824 DIV_MECLK DIV_VECLK DBUFF0_CLKOUT_ITPXDP DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_DMI DBUFF1_CLKOUT_SRC0 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC1 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC2 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF1_CLKOUT_SRC3 DBUFF0_CLKOUT_SRC3		0x00030203 0x00030103 0x00220105 0x00228203 0x00000f01 0x7f07070f 0x00000f01



DBUFF0_CLKOUT_SRC6 = 0x00000f01DBUFF1_CLKOUT_SRC6 = 0x7f07070f= 0x00000f01DBUFF0_CLKOUT_SRC7 DBUFF1_CLKOUT_SRC7 = 0x7f07070fDBUFF0_CLKOUT_PEGA = 0x00000f01DBUFF1_CLKOUT_PEGA = 0x7f07070fDBUFF0_CLKOUT_PEGB = 0x00000f01DBUFF1_CLKOUT_PEGB = 0x7f07070fDBUFF0_CLKOUT_DP_SSC = 0x00000f01DBUFF1_CLKOUT_DP_SSC = 0x7f07070fDBUFF0_CLKOUT_DP_NSSC = 0x00000f01= 0x7f07070fDBUFF1_CLKOUT_DP_NSSC ICCMTR = 0x00000000OCKEN = 0x7d9c0f8fMDYNCTL $= 0 \times 000000004$ RSVD_0C = 0x00000000RSVD_10 = 0x00000000RSVD_14 = 0x00000000 $= 0 \times 000000000$ RSVD_18 = 0x00000000RSVD_1C = 0x00000f8fSEOBEN = 0x00009999SEFLXNP SEPCICLKBP = 0x000999999RSVD_2C $= 0 \times 000000000$ RSVD_30 = 0x00000000RSVD_34 = 0x00000000RSVD_38 $= 0 \times 000000000$ = 0x00000000RSVD_3C DCOSS $= 0 \times 00000400$ SECOSS $= 0 \times 00002516$ MCSS $= 0 \times 00000001$ PLLRCS $= 0 \times 000111114$ RSVD_50 $= 0 \times 000000000$ RSVD_54 = 0x00000000RSVD_58 = 0x00000000= 0x00000000RSVD_5C ICCCTL $= 0 \times 00000018$ ICC_SPARE = 0x00000000 $= 0 \times 000000000$ PMPCT = 0x76543210PM1SRCCLK PM2SRCCLK $= 0 \times 000000098$ ICCSFBV = 0x0000000cICCSSBV $= 0 \times 000000002$ RSVD_7C $= 0 \times 000000000$

HECI CMD Status = 0x00000000 (SUCCESS)

2.2.9 Example 9 - Read Register (Names)

C:\cct>cctwin.exe rr DIV_PCI33 OCKEN

Intel (R) Clock Commander Tool Version: 9.0.0.7046
Copyright (C) 2012 Intel Corporation. All rights reserved.

 $DIV_PCI33 = 0x00030203$



OCKEN = 0x7d9c0f8f

HECI CMD Status = 0×000000000 (SUCCESS)

2.3 Error and Status Messages

2.3.1 Clock Commander Tool Error and Status Messages

When a command is executed the Clock Commander Tool will display status and error messages to indicate the result of the operations. The messages and their definitions are listed in the following table.

Table 2-1. CCT Error and Status Messages

_			
CCT Message	Definition		
SUCCESS	The command executed successfully.		
FAILURE	The command failed to execute.		
INVALID OPTION	An invalid option was specified for the command.		
INVALID COMMAND	The command entered was invalid.		
INVALID ARGUMENT	The argument entered was invalid.		
REGISTER OFFSET OUT OF RANGE	The register offset entered was outside the allowable range.		
TOO FEW ARGUMENTS	Arguments missing from the command.		
HECI INITIALIZATION FAILED	Initialization of the Intel [®] MEI interface failed.		
HECI READ FAILED	A read from the Intel® MEI interface failed.		
HECI WRITE FAILED	A write to the Intel® MEI interface failed.		
INVALID RESPONSE	The command received an invalid response.		
INVALID_FUNCTION	An invalid function was sent to the FW.		
INVALID_PARAMS	A command failed due to invalid parameters.		
FLASH_WEAR_OUT_VIOLATION	FW is indicating a flash wear out violation.		
FLASH_CORRUPTION	FW is indicating that the flash is corrupted.		
PROFILE_NOT_SELECTABLE_BY_BIOS	The ICC profile is not selectable by BIOS. It is selectable by a soft strap.		
TOO_LARGE_PROFILE_INDEX	The profile sent by the command exceeds the number of profiles present in the flash.		
NO_SUCH_PROFILE_IN_FLASH	The profile sent by the command does not exist in the flash.		
CMD_NOT_SUPPORTED_AFTER_END_OF_POST	A command was attempted that is not allowed after end of post is received from the BIOS.		
NO_SUCH_RECORD	A command attempted to access a non-existent record.		
NO_SUCH_REGISTER	A command attempted to access a non-existent register.		
NO_SUCH_TARGET_ID	A command attempted to access a non-existent target ID.		
TOO_LARGE_REGISTER_INDEX	The register index is outside the allowable range.		



Table 2-1. CCT Error and Status Messages

CCT Message	Definition
TOO_LARGE_UOB_RECORD	A write UOB command failed because the UOB exceeded the allowable size.
REGISTER_IS_LOCKED	Access to the ICC register is denied because it is locked.
FUNCTION_NOT_SUPPORTED_AFTER_EOP_OVE R_THIS_HECI	A command was attempted that is not allowed after end of post is received from the BIOS.
FUNCTION_NOT_SUPPORTED_OVER_SMBUS	A command is sent that is not supported over the SMBus.
UOB_RECORD_IS_ALREADY_INVALID	This error occurs when CCT attempts to invalidate a UOB that is already invalid.
ONE_UOB_RECORD_IS_ALREADY_VALID	An attempt is made to create a UOB when one is already valid.
OCKEN_MASK_VIOLATION	An attempt is made to write to the OCKEN register that violates the clock enables mask settings.
SUCCESS_OCKEN_AUTO_LOCKED	The OCKEN register was successfully auto locked by FW.
RANGE_VIOLATION_FREQ_TOO_HIGH_CLK[x]	A command failed because the frequency exceeded the allowable range.
RANGE_VIOLATION_FREQ_TOO_LOW_CLK[x]	A command failed because the frequency exceeded the allowable range.
SSC_MODE_CHANGE_NOT_SUPPORTED_CLK[x]	A command failed because a change to the spread spectrum mode is not supported for that clock.
AS EXPECTED, RESPONSE FROM Intel [®] ME FW NOT RECEIVED	No response from Intel [®] ME FW received

2.3.2 Boot Status

The Clock Commander Tool Command Get Clock Capabilities (gcc) returns an ICC boot status report which provides an indication of the status of integrated clock control after the system has booted. The possible results of the boot status are shown in the following table.

Table 2-2. ICC Boot Status Errors

Boot Status Message	Definition
IccBootRecoveryFailure	There was some failure during the ICC boot recovery.
RecoveredFromIccWdtTimeout	FW detected a watch dog timer expiration.
DisqualifiedIccProfile	The BIOS ICC profile was disqualified. This could be due to the FW not receiving the DRAM init done message.
IccProfileSelectionFailure	Selection of the ICC profile failed.
IccProfileIndexOutofRange	The selected ICC profile exceeds the number of profiles contained in flash.
OemPltParamsBlockInvalid	The ICC NVAR in flash has an invalid format.
IccCrdrCreationFailure	Creation of the clock range definition record failed.
OemClkRangeMinViolation	The OEM record violates one of the Intel minimum ranges.



Table 2-2. ICC Boot Status Errors

Boot Status Message	Definition
OemClkRangeMaxViolation	The OEM record violates one of the Intel maximum ranges.
OemSprPrcntMaxViolation	The OEM record violates the Intel spread spectrum range for one of the clocks.
IntelRecordApplyingFailure	Application of the Intel record failed.
OemRecordViolatedClkRangeLimits	The OEM record violates the range limits for one of the clocks.
OemRecordApplyingFailure	Application of the OEM record failed.
PermUobViolatedClkRangeLimits	The permanent UOB is outside the clock ranges for one of the clocks.
PermUobApplyingFailure	Application of the permanent UOB failed.
SusramRecoveryFailure	FW was not able to successfully restore all the contents from SUSRAM to flash.
IntelCRDRSkuReducedEnhancedUpperRange	FW has detected that Intel [®] ME clk OC might occur on Enhanced SKU and thus upper range for Intel [®] ME clk must be changed to basic.
IntelCRDRSkuReducedExtremeRanges	FW has detected that Intel [®] ME clk OC might occur on Extreme SKU and thus both ranges for Intel [®] ME clk must be changed to basic.
OemRecordViolatedMECIkRestrictions	FW has detected that Intel [®] ME clk is trying to be routed to CLK4 in the OEM Record.
UobRecordViolatedMEClkRestrictions	FW has detected that Intel [®] ME clk is trying to be routed to CLK4 in the UOB Record.

Table 2-3. ICC Boot Status Informational Messages

Boot Status Message	Definition
GetIccProfileReceived	Get ICC profile command received.
SetClockEnablesReceived	Received set clock enables command from BIOS.
LockReceived	Received the lock ICC registers command from BIOS.
CmosBatteryRemoved	FW detected that the CMOS battery was removed.
InvalidatedUobRecord	The UOB record has been invalidated.

§