# CUDA MODE IRL

eric zhang, sage moore, clive chan

# **CUDA** NCCL MODE IRL

### Idea


- There's lots of compute kernels in Triton, C / C++, etc
  - Liger kernels, Ilm.c, ...
- But what about collective communication kernels?

## Why custom collectives?

- Allreduce is just another kernel!
- NCCL is not easily extensible
  - Fusing with other ops, like matmul-allreduce, to improve overlapping
  - Quantized communication for reduced comm time
- Triton kernels are easy to write, can we make that work?

# HW setup

- 8xH100 intra-node only
- Thanks to Oracle!



### **NVLink**

- DMA-based communication between GPUs
- Load store semantics
- Lots of fun and exciting new ways to screw up your memory ordering

#### 8.7. Morally strong operations &


Two operations are said to be *morally strong* relative to each other if they satisfy all of the following conditions:

- The operations are related in program order (i.e, they are both executed by the same thread), or each
  operation is strong and specifies a scope that includes the thread executing the other operation.
- 2. Both operations are performed via the same proxy.
- 3. If both are memory operations, then they overlap completely.

Most (but not all) of the axioms in the memory consistency model depend on relations between *morally strong* operations.


#### 8.7.1. Conflict and Data-races

Two overlapping memory operations are said to conflict when at least one of them is a write



# Symmetric Memory


- New feature in PyTorch 2.5 RC
- Sets up the memory maps with other GPUs in the same node
- So now we need to write the Triton kernels that perform the memory reads and writes




#### **Custom CUDA Comm Kernels**

Given a tensor, users can access the associated SymmetricMemory which provides pointer to remote buffers/signal\_pads needed for custom communication kernels.

### Triton reduce-scatter




- Built on top of <a href="https://github.com/yifuwang/symm-mem-recipes">https://github.com/yifuwang/symm-mem-recipes</a>
- Each GPU loads its input into symmetric memory
- Each GPU reads the relevant chunk (not everything) from every other GPU and reduces it and writes it out
- Accomplished using normal loads / stores!
- Verified correctness!!
- Slower than NCCL :(




```
blockwise_barrier(signal_pad_ptrs, None, rank, world_size)
pid = tl.program id(axis=0)
per rank numel = numel // world size
buffer_ptrs = buffer_ptrs.to(tl.pointer_type(tl.uint64))
output ptr = output ptr.to(tl.pointer type(tl.uint64))
block start = pid * BLOCK SIZE
while block start < (per rank numel // NUMEL PER THREAD):
    offsets = (block start + tl.arange(0, BLOCK SIZE)) * 2
    mask = block_start + tl.arange(0, BLOCK_SIZE) < per_rank_numel // NUMEL_PER_THREAD</pre>
    acc_hi = tl.zeros((BLOCK_SIZE,), tl.uint64)
    acc_lo = tl.zeros((BLOCK_SIZE,), tl.uint64)
    for i in range(world_size):
        buffer_ptr = tl.load(buffer_ptrs + i).to(tl.pointer_type(tl.uint64)) + rank * per_rank_numel // NUMEL PER THREAD * 2
        (hi, lo) = load_128(buffer_ptr + offsets, mask=mask)
        (acc hi, acc lo) = add v8 bf16(acc hi, acc lo, hi, lo)
    tl.store(output_ptr + offsets + 0, acc_hi, mask=mask)
    tl.store(output ptr + offsets + 1, acc lo, mask=mask)
    block start += tl.num programs(axis=0) * BLOCK SIZE
```

## Triton all-gather




- Built on top of <a href="https://github.com/yifuwang/symm-mem-recipes">https://github.com/yifuwang/symm-mem-recipes</a>
- Each GPU loads its input into symmetric memory
- Each GPU reads out every single input block
- Accomplished using normal loads / stores!
- Verified correctness, can be combined with reduce-scatter for all-reduce
- Much slower than NCCL... probably a bug (or Triton overhead...?)



### Triton all-reduce (double binary tree)

- Standard NCCL tree algorithm
  - Reduce up the tree
  - Broadcast down the tree
- Double binary tree construction works
  - Each GPU is a leaf in one tree and a non-leaf in the other
- In principle, this allows much lower bandwidth allreduce - only two sends and two receives per GPU
- Triton kernel segfaults :(
  - some Ilvm / triton bug...?



rank 0 rank 1 rank 2 rank 3

rank 0 rank 1 rank 2 rank 3

## Takeaways

Comms are just kernels!

Comms ==> memory models and synchronization ==> is hard

We didn't beat NCCL but we did get correct results with triton!

Thank you!

Questions?