

XT32H05x

XT32 microcontroller SPI

Application notes

Rev 0.0.0

Original Release Date: 12-Sep-2023

Revised :

Revision History

Release	Date	Author	Summary of Change
V0.0.0	12/09/2023	Shirling Liu	Initial

Contents

1	INTRODUCE.....	1
1.1	REQUIRED PERIPHERALS	1
1.2	COMPATIBLE DEVICES.....	2
2	DESIGN DESCRIPTION	2
2.1	FEATURE OVERVIEW	2
2.2	DESIGN STEPS	3
2.3	DESIGN CONSIDERATIONS.....	5
2.4	SOFTWARE FLOWCHART.....	5
2.5	REFERENCE CODE.....	6
2.6	ADDITIONAL RESOURCES	8

List of Figures

Figure 1. IO function selection as SPI1.....	3
Figure 2. IO function selection as SPI2.....	4
Figure 3. Application flow—Polling mode	5

List of Tables

Table 1.	Modules in example.....	1
Table 2.	Device list.....	2

1 Introduce

This application note serves as a comprehensive guide for software developers, offering essential information on Serial Peripheral Interface (SPI). It covers fundamental concepts and provides guidelines to ensure proper utilization of SPI in software development projects. Whether you're a beginner or an experienced developer, this document will equip you with the necessary knowledge and best practices to effectively configure and utilize SPIs in your applications.

1.1 Required peripherals

This application involves modules as table 1.

Table 1. Modules in example

Sub-module	Peripheral use	Note
PADI	4 ports as SPI transmitter port and receiver port	Call HAL_PADI_Init() in code
SPI1	Pin26 as SPI1SCB, Pin27 as SPI1TXD Pin29 as SPI1CLK, Pin28 as SPI1RXD	Set as master
SPI2	Pin26 as SPI1SCB, Pin27 as SPI1TXD Pin29 as SPI1CLK, Pin28 as SPI1RXD	Set as slaver

1.2 Compatible devices

This example is compatible with the devices in Table 2.

Table 2. Device list

Product	EVB
XT32H050	XB002823

2 Design description

2.1 Feature overview

XT32H0xxx provides 2 SPI peripherals: SPI1, SPI2. SPI1 and SPI2 both can be used for master or slaver with full duplex serial communication with external devices. The SPI software provides the following features:

- Support 4 to 16 bits serial data transfer
- 16 bits width and 8 entries depth of transmit/receive FIFO buffer
- Support DMA transfer
- Generate interrupts
- Independent masking of interrupts
- Multi-master contention detection

-
- programmable serial clock polarity and phase
 - Choice of Motorola SPI and Texas Instrument Synchronous Serial Protocol

2.2 Design steps

1. Enable SPI1/SPI2 Baudrate source clock and set clock divider.
2. Configure pin alternate function as SPI from Peripheral PADI through PADI_InitTypeDef structure. This example uses SPI1 as master, SPI2 as slaver.
 - PADI_IDX_IO23_SPI1_TXD, means select and enable the IO23(pin 27).
 - PADI_CFG_IO23_SPI1_TXD, means select SPI1 TX function for IO23.

26	PC27/PD29/SPI0CSB/CTSU20
27	PC26/PD28/SPI0TXD/ATO_BRK2/CTSU19
28	PC25/PD27/SPI0RXD/ATO_BRK1/CTSU18
29	PC24/PD26/SWDCLK/SPI0CLK/CTSU17/LED_SEG

Figure 1. IO function selection as SPI1

11	PA0/PD15/BOOT1/EPWM4/INT1P/CTSU27/LED2
12	PB26/PC23/SPI1CSB/BOOT1/EPWM1P/CTSU26/LED3
13	XOLS/PD10/PD2
14	XILS/PD11/PD1
15	GND
16	VSUP
17	VDD11_LP
18	PC16/PD12/SPI1SCLK/I2C0SCLK/UART1TX/ATI01/EPWM1N/C
19	PC17/PD13/SPI1TXD/I2C0SDA/UART1RX/EPWM2P/CTSU24/L
20	PC18/PD14/SPI1RXD/UART1CTS/ATI02/EPWM2N/CTSU23/LE

Figure 2. IO function selection as SPI2

Note: please refer to XT32H0xxB—reference manual document to find the assignment relationship between pin with IO.

3. Configure parameters for SPI1 module and SPI2 module.
4. Process to transfer serial data with external devices.

2.3 Design considerations

2.4 Software flowchart




Figure 3. Application flow—Polling mode

2.5 Reference code

Configure Peripheral PADI through PADI_InitTypeDef structure to select alternate function as SPI1 interface as bellowing code:

```
if((hspi->Instance== SPI1M)|| (hspi->Instance== SPI1S))
{
    /**mapping pad SPI1 GPIO Configuration ***
    I022 -----> SPI1_CS
    I025 -----> SPI1_SCK
    I024 -----> SPI1_MISO (RXD)
    I023 -----> SPI1_MOSI (TXD)
    */    /* mapping IO alternation */
    XT_PADI_Option_Assigned(EVB_SPI1_CS_IO_IDX,    EVB_SPI1_CS_IO_CFG, PADI_PULLDOWN);
    XT_PADI_Option_Assigned(EVB_SPI1_TXD_IO_IDX,    EVB_SPI1_TXD_IO_CFG,PADI_PULLUP);
    XT_PADI_Option_Assigned(EVB_SPI1_RXD_IO_IDX,    EVB_SPI1_RXD_IO_CFG,PADI_PULLUP);
    XT_PADI_Option_Assigned(EVB_SPI1_CLK_IO_IDX,    EVB_SPI1_CLK_IO_CFG,PADI_PULLDOWN);
}
```

Configure Peripheral SPI1 :

```
hSpi1master.Instance      = SPI1M;
hSpi1master.Init.Direction = SPI_DIRECTION_2LINES;
hSpi1master.Init.DataSize  = SPI_DATASIZE_8BIT;
hSpi1master.Init.ClockPolarity = SPI_POLARITY_LOW;
hSpi1master.Init.ClockPhase = SPI_PHASE_1EDGE;
hSpi1master.Init.BaudRate   = 64;
hSpi1master.Init.Standard   = SPI_FRF_MOTO;
hSpi1master.Init.ControlSize = SPI_CTRL_SIZE_1BIT;
hSpi1master.Init.NumberDataFrame = 1;
```

```

    if (HAL_SPI_Init(&hSpi1master) != HAL_OK)
    {
        /* Error_Handle */
        Error_Handle();
    }

```

XT_Spi_Task handles the basic transfer process.

```

void XT_Spi_Task(void)
{
    /*test spi1 as master transfer communication*/
    if(HAL_SPI_Transmit_DMA(&hSpi1master, (uint8_t *)aSpi1TxBuffer,
sizeof(aSpi1TxBuffer))!=HAL_OK)
    {
        Error_Handle();
    }

    while (HAL_SPI_GetState(&hSpi1master) != HAL_SPI_STATE_READY);
    while(u1Spi_cbState!=CB_SPI1_TXFNSH);
    u1Spi_cbState = CB_SPI_IDLE;

    if(HAL_SPI_Receive_DMA(&hSpi1master, (uint8_t *)aRxBuffer,
sizeof(aSpi1TxBuffer)-1)!=HAL_OK)
    {
        Error_Handle();
    }

    while (HAL_SPI_GetState(&hSpi1master) != HAL_SPI_STATE_READY);
    while(u1Spi_cbState!=CB_SPI1_RXFNSH);
    u1Spi_cbState = CB_SPI_IDLE;

    if(HAL_SPI_TransmitReceive_DMA(&hSpi1master, (uint8_t *)aSpi1TxBuffer, (uint8_t
*)aRxBuffer, sizeof(aSpi1TxBuffer))!=HAL_OK)
    {
        Error_Handle();
    }

    while(u1Spi_cbState!=CB_SPI1_TXRXFNSH);
    u1Spi_cbState = CB_SPI_IDLE;
}

```

2.6 Additional resources

- XT32H0xxB--reference manual
- XT32H0xxB--dma-AN230800