Computer Structure and Evolution

Internal Structure of Computer and CPU

CPU: Controls the operation of the computer and performs arithmetic and logic operations. Memory: Stores data and instructions for the CPU. I/O: Transfer data between computer and external environment. System Bus: Connects the CPU, memory, and I/O devices, allowing them to communicate with each other. Control Unit: controls the operation of the CPU. ALU: performs data processing functions. Registers: provides storage internal to the CPU. CPU Bus: provides for communication among the control unit, ALU and registers.

Benchmark	
Clock Speed	pulse freq produced by clock (unit: Hz)
Inst Count	instruction count $I_c = \sum_i I_i$
CPI	average clocks per instruction $\sum_i \text{CPI} \times I_i/I_c$
Time	processor time $T = \text{CPI} \times I_c / \overline{f}$
MIPS	million instruction per second $f/(\text{CPI} \times 10^6)$
MFLOPS	floating point operation $f/(\text{CPI} \times 10^6)$
SPEC	standard performance evaluation corporation

Number Representation

2's Complement	
range	-2^{n-1} to $2^{n-1}-1$
extension	copy sign bits (MSB/sign bit as -2^n)
multiplication	partial product, sign extension
	sign bit of multiplier, sum, ignore carry
booth	0to1 - sub, 1 to0 - add, other - arith rshift
	sub/add to MSByte, ignore carry

Flo	ating Point	
	$V = (-1)^S \times 1.$	$M \times 2^{E-b} \ b = 2^{k-1} - 1 \ (\text{if } E \text{ has } k \text{ bits})$
	IEEE 754	
	single	S 1bit, M 23bits, E 8bits
	double	S 1bit, M 52bits, E 11bits
	if E all 0	$V = (-1)^S \times 1.M \times 2^{-b+1}$
	if E all 1	$V=\pm\infty$ $(M=0)$ $V={ m NaN}$ $(M eq0)$
_	addition	check for zeros, align exponents,
	subtraction	add/sub significands, normalize
_	multiplication	add/sub exponents $(E' = E_1 \pm E_2 \mp b)$
	division	mul/div significands, determine sign
		normalize and round

Cache and Memory

Memory Hierarhy and Principle of Locality			
Registers	In CPU	CMOS	word
Cache	On chip	SRAM/DRAM	block/line
Memory	On board	DRAM	page (byte addr)
Storage	Off board	SSD, HDD, CD	block
temporal locality memory referenced in the recent past			
spatial locality memory with addresses nearing another			
big endian MSByte at lowest address			
access method sequential, random, associative			

Cache Organization and Performance			
Organization	fully associative, k-way, direct-map		
Algorithms	LRU, FIFO, RR		
Write Policy	write through, write back, split cache		
# of blocks	cache size/block size		
# of sets	# of blocks/ k ($k = 1$ for direct-map)		
tag bits	$n - \log_2(\# \text{ of sets}) - \log_2(\text{block size})$		
line/set bits	$\log_2(\# \text{ of sets})$		
offset bits	$\log_2(\text{block size})$		
hit rate	$\left(1 - \frac{\text{\# of misses}}{\text{\# of accesses} \times \text{memory references}}\right)$		
miss penalty	$t_{\rm first} + t_{\rm subseq} imes rac{{ m remaining words}}{{ m words in parallel}}$		
avg access time	$t_{\rm hit} + {\rm miss\ rate} \times {\rm miss\ penalty}$		
Example: 2	-way, 2048 bytes, 16 bytes/block		
Address: 0	0xA7B4 = 1010 0111 1011 0100		
tag: 10100 set number: 1111011 offset: 0100			
Neighborin	g Addresses: 0xA7B0 to 0xA7BF		

External Storage and I/O

Hard Disk Acces	ss RAID and SSD
seek time	time to move the R/W head to desired track
	approx. $5-15$ ms
rotational	time for desired sector to rotate
latency	under the head 4.167ms for 7200rpm
rotational	time for desired sector to rotate
time	pass the head
transfer time	time to transfer data from disk to memory
	approx. 5us, negligible
access time	seek + rotation + transfer
RAID 0	stripping, no redundancy
RAID 1	mirroring, fault tolerant, highest reliability
RAID 2	hamming code, $log_2(n)$ extra disks
RAID 3	bit-level parity, 1 extra disk, xor
RAID 4	block-level parity, 1 extra disk, xor
RAID 5	distributed parity, 1 extra disk, xor
RAID 6	double distributed parity, 2 extra disk, xor
odd/even parit	y add 1 so that total data has odd/even 1s
Solid State D	rive Advantages
high-performa	ance, longer lifespan, lower power
lower access t	ime, durability(shock & vibration resistance)

I/O Techniques	
Programmed I/O	executes program, direct control IO
	operate/check CSR, waste cycles wait
Interrupt-Driven	interrupted only when I/O is done
Direct Memory Access	IO processor write memory directly
DMA	minimize CPU intervention
	CPU/bus disconnect during transfer
	cycle stealing (during DI, EI, CO)

Instruction Set and Addressing

Instruction Type/Structure and Shift Operations			
opcode opera	nd s1 operand s2 operand d		
data transfer	MOV, LD, ST		
arithmetic	ADD, SUB		
logical	AND, OR, NOT		
control flow	BR, CALL, RET		
I/O	modify io registers in memory		
data conversion	NEG, SXT		
logic r/lshift remov	ve L/MSB, fill M/LSB with 0s		
arith rshift remov	ve LSB, fill MSB with sign bit		
arith lshift remov	ve MSB, except sign, fill LSB with 0s		
r/l rotate remov	ve L/MSB, fill M/LSB with L/MSB		

Function Call and Operand Count			
stack frame local vars, i	ret addr, params, saved regs, flags		
stack pointer pointer to s	stack top		
base pointer pointer to stack base			
0 pop 2, push res	ADD		
1 acc as src and dst	ADD R1 (AC \leftarrow AC + R1)		
2 src as dst	ADD R1 R2 (R1 <- R1 + R2)		
3 ordinary	ADD R1 R2 R3 (R3 <- R1 + R2)		

Addressing Modes			
immediate	Operand = A	MOV #0x20,R1	
$\operatorname{direct/absolute}$	EA = A	MOV A, R1	
indirect	EA = (A)	MOV (A), R1	
$\operatorname{register}$	EA = R	MOV R1, R2	
register indirect	EA = (R)	MOV (R1), R2	
displacement	EA = A + (R)	INC (10)R5	
stack	EA = SP	PUSH	

Assembly Language and Directives [label:] mnemonic operand list [; comment] loop: add r8,r10,r8; r8 += r10 move subsequent data to data segment .data .text move subsequent code to text segment make name external to other files .globl name .space expression reserve space and fill with 0s .word v1[,v2], put values in successive memory pos .asciiz string put string in successive memory pos OS Services program creation editor(vi), compiler(gcc), debugger(gdb) program execution load, prepare, terminate, etc. I/O access IO interface (open, read, write, close) file system file creation modification protection, ... system access control access to sys and sys resource error handling error detection and response accounting resource usage statistics shared cpu and time slices multi-tasking process scheduling a queue of processes waiting for CPU virtual memory paging, segmentation Virtual Memory physical address actual address (small e.g. 1GB) logical address addressing space for program MMUmemory management unit mapping logical addr to physical addr paging divide memory into fixed-size pages page not in memory, need to load page fault demand paging load page only when needed (prepaging) TLBtranslation lookaside buffer cache page table page related info (valid, dirty, ...) PTE(Table Entry) \mathbf{V} Valid whether page is in memory P Protection protection mode (r/w su/u) **D** Dirty whether page is modified Physical Page Number page number in memory (if valid) Processor reg/bus data, ALU op type, r/w memory control signal instruction cycle FI, DI, (CO), FO, EI, WO pipeline divide process into stages 5/6 stages, 5/6 inst in pipeline, CPI=1 ideal pipeline Pipeline Hazards prevent inst from entering pipeline Resource Hazard resource conflict (e.g. ALU) add resources (e.g. PC incr, data sep) Data Hazard data dependency (wait for prev inst res) pipeline: RAW, parallel: WAR, WAW rearrange dependency / data forwarding Control Hazard inst modify PC (e.g. CALL, JSR ...) branch prediction (static, dynamic) dynamic: two wrong before not taken Performance: $T_{\text{exec}} = I_C \times \text{CPI} \times T_{\text{clock}}$ Simple Instruction Set High Clock Rate Low CPI Extensive Pipelining High Instruction Count Simple Instruction Larger Register File Reduce Memory Access Single Instruction Multiple Data SIMD Multiple Instruction Execution Unit

Simplified Instruction Set

```
Programming I/O Assembly Framework
DIGIT: ; R5 input R6 remainder R7 quotient
  SUB R6, R6, R6; R6 = 0
LOOP:
  MOV R5, R7; R7 = R5
  SUB R5, #10, R5; R5 -= 10
  BLZ DONE; if R5 < 0, goto DONE
  ADD R6, #1, R6; R6 += 1
  BR LOOP; goto LOOP
DONE:
  RET
READY:
  AND DCSR, #1, R0; check if device is ready
  BZ READY; if not ready, loop and wait
  MOV #2, DCSR; enable device
  AND DCSR, #3, R0; check if device is error
  BNZ ERROR; if error, branch to error handler
WAIT:
   AND DCSR, #4, R0; check if device is done
  BZ WAIT; if not done, loop and wait
  MOV DBR, R5; read data from device
  CALL DIGIT; call DIGIT function
  MOV R6, LBR1; display result in LED1
  MOV R7, LBR2; display result in LED2
  HLT; halt the program
ERROR:
  MOV #10, LBR1; display error in LED1
  MOV #10, LBR2; display error in LED2
  HLT; halt the program
Past Papers Questions
```

View Index Guide Section, Box, Area, Line Comparing CPU cannot tell, formula (View 1.2.3 | 6.4.3) Segmentation Fault PTE Protection Info (View 6.3.2.3) Virtual Memory excessive swapping (View 6.3.1) install more RAM, terminate processes SSD Advantages faster, ... (View 4.1.3) IO Techniques (View 4.2) Addressing Modes (View 5.3) RAID 0-6 (View 4.1.2) Pipeline Hazards (View 6.4.2) Replacement Algo (View 3.2.1.2) Switch to SU mode issue software interrupt by sys call CPI < 1SIMD, ILP, multithreading complete set $AND \leftrightarrow OR: de morgen$ half adder carry: add, sum: xor stack frame volatile (may change), fixed format inst simpler hardware, easier decoding interrupt check at the end of each instruction long exec inst pipeline hazard (harder to recover)

