



1.2V LDO




1V5 DC-DC

$$V_{out} = 0.6 * (1 + 51K/33K) \approx 1.53V$$



3V3 DC-DC

$$V_{out} = 0.6 * (1 + 100K/22K) \approx 3.33V$$




TEST POINTS

- TP9 → +0V9
- TP8 → +1V5
- TP5 → +5V
- TP7 → +1V8
- TP11 → VCC_REG
- TP6 → +3V3


0V9 DC-DC

$$V_{out} = 0.6 * (1 + 27K/47K) \approx 0.94V$$



1V8 DC-DC

$$V_{out} = 0.6 * (1 + 100K/48.5K) \approx 1.83V$$



Shenzhen Sipeed Technology Co., Ltd.

Sheet: /POWER/
File: POWER.kicad_sch


Title: TANG_MEGA-138K-Pro_4071_Schematics

Size: A4 Date: 2023-07-07

KiCad E.D.A. kicad (6.0.8)

Rev: 1.00

Id: 2/9



Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA_VCC/

File: FPGA_VCC.kicad_sch

Title: TANG_MEGA-138K-Pro_4071_Schematics


Size: A4

Date: 2023-07-07

KiCad E.D.A. kicad (6.0.8)

Rev: 1.00

Id: 3/9



Shenzhen Sipeed Technology Co., Ltd.

Sheet: /FPGA_NC&GND/

File: FPGA_NC&GND.kicad_sch

Title: TANG_MEGA-138K-Pro_4071_Schematics


Size: A4


Date: 2023-07-07

Rev: 1.00

KiCad E.D.A. kicad (6.0.8)

Id: 4/9





CONFIG	MODE2	MODE1	MODE0
JTAG	X	X	X
MSPi	0	0	1
SSPi	0	1	0
MSerial	0	0	0
SSerial	1	1	1
MCPU	1	0	0
SCPU	1	1	0

LEDs



EMCCLK OSC.



ADC INPUT



U1D
-LV138FPG676A




BUTTONs



TESTPOINT



U1F
GW5AT-LV138FPG676A



Shenzhen Sipeed Technology Co.,Ltd.

Sheet: /JTAG&CONFIG/
File: JTAG.kicad_sch

Title: TANG_MEGA-138K-Pro_4071_Schematics

Size: A3

Date: 2023-07-07

Rev: 1.00

KiCad E.

Id: 7/9

