

2024.10.20 作业

1 教材 4-35 实现 4 位超前加法器

```
1 module HC283(  
2     input [3:0]A,  
3     input [3:0]B,  
4     input Cin,  
5     output [3:0]S,  
6     output Cout  
7 );  
8     wire [3:0]C;  
9     wire [3:0]P;  
10    wire [3:0]G;  
11    integer i;  
12  
13    assign C[0] = Cin;  
14  
15    assign P[0] = A[0] ^ B[0];  
16    assign P[1] = A[1] ^ B[1];  
17    assign P[2] = A[2] ^ B[2];  
18    assign P[3] = A[3] ^ B[3];  
19  
20    assign G[0] = A[0] & B[0];  
21    assign G[1] = A[1] & B[1];  
22    assign G[2] = A[2] & B[2];  
23    assign G[3] = A[3] & B[3];  
24  
25    assign S[0] = P[0] ^ C[0];  
26    assign S[1] = P[1] ^ C[1];  
27    assign S[2] = P[2] ^ C[2];  
28    assign S[3] = P[3] ^ C[3];  
29  
30    assign C[0] = Cin;  
31    assign C[1] = G[0] || (P[0] & C[0]);  
32    assign C[2] = G[1] || (P[1] & (G[0] || (P[0] & C[0])));
```

```

33     assign C[3] = G[2] ||
34     (P[2] & (G[1] || (P[1] & (G[0] || (P[0] & C[0])))));
35     assign Cout = G[3] || //装不下了, 只能换行了
36     (P[3] & (G[2] || (P[2] & (G[1] || (P[1] & (G[0] || (P[0] & C[0])))))));
37 endmodule

```


2 教材 4-36 根据下面的语言描述, 画出对应的逻辑电路图

```

1 module binaryToESeg;
2     wire eSeg,p1,p2,p3,p4;
3     reg A,B,C,D;
4     nand g1(p1,C,~D),
5         g2(p2,A,B),
6         g3(p3,~B,~D),
7         g4(p4,A,C),
8         g5(eSeg,p1,p2,p3,p4);
9 endmodule

```

逻辑电路图如下



该电路的逻辑表达式是

$$Eseg = CD' + AB + B'D' + AC$$