

# LAB3: Verify Router Design Using SystemVerilog Testbench

## **Learning Objectives**


After completing this lab, you should be able to:

- Build SystemVerilog testbench for verifying Router design
- Simulate Router design and debug design errors



## **Description**

A typical structure of a SystemVerilog testbench as the following:



The process to create the SystemVerilog is as follows:

Create an interface to connect test program and DUT

Write test program

Connect the test to the DIT and using the harness Tesbench including the interface



### **Tasks**

#### 1. Create SystemVerilog interface

The signals needed to connect to the DUT





```
interface router io(input bit clock);
  logic reset n ;
  logic [15:0] din ;
  logic [15:0] frameo n ;
endinterface: router io
```

Declare a clocking block driven by the posedge of the signal clock

```
interface router_io(input bit clock);
                      logic reset_n;
                     logic [15:0] frameo n;
Create synchronous
                      clocking cb @(posedge clock);
signals by placing
signals into
                        output reset n;
clocking block with
                        output din;
                                        // no bit reference
direction specific to
                        output frame n; // no bit reference
                        output valid n; // no bit reference
                        input dout; // no bit reference
                        input valido n; // no bit reference
                        input busy n; // no bit reference
                        input frameo n; // no bit reference
                      endclocking: cb
                    endinterface: router io
```

Create a modport to used for connection with the test program



```
interface router io (input bit clock);
  clocking cb @(posedge clock);
    default input #1 output #1;
    output reset n;
    output din; // no bit reference
  endclocking: cb
 modport TB(clocking cb, output reset n);
endinterface: router io
```

#### 2. Create SystemVerilog test program

Declare a test program block with arguments which connects to the TB modport in the interface block

```
program automatic test(router_io.TB rtr_io);
  initial begin
    $display("Hello World!");
endprogram: test
```

Create SystemVerilog Harness Testbench



```
module router test top;
  parameter simulation cycle = 100;
  bit SystemClock;
  router dut (
    .reset n
                (reset n),
    .clock
                (clock),
    .din
                (din),
    .frame n
               (frame n),
    .valid n
                (valid n),
    .dout
                (dout),
    .valido n
               (valido n),
    .busy_n
                (busy_n),
    .frameo n (frameo n)
  );
  initial begin
    SystemClock = 0;
    forever begin
      #(simulation cycle/2)
        SystemClock = ~SystemClock;
    end
  end
endmodule
```

#### Add an interface instance to the harness testbench

```
module router test top;
  parameter simulation cycle = 100;
 bit SystemClock;
  router_io top_io(SystemClock);
                                      Instantiate interface
  router dut( ... );
  initial begin
   SystemClock = 0;
  end
endmodule
```

#### Instantiate the test program



```
module router test top;
 parameter simulation_cycle = 100;
 bit SystemClock;
  router io top io(SystemClock); // instantiating interface
  test t(top_io); // add program
  router dut( ... );
  initial begin
   SystemClock = 0;
  end
endmodule
```


#### Modify DUT connection to connect via interface

```
router dut (
  .reset n
                       reset n),
  .clock
               (top io.)
                        lock),
  .din
               (top io.d
  .frame n
               (top io.frame
               (top_io.valid_n),
  .valid n
                                      Connect DUT via
  .dout
               (top_io.dout),
  .valido n
               (top_io.valido_n),
                                      interface instance
               (top io. wusy n),
  .busy n
               top_io frameo n)
  .frameo n
);
```

#### Add timescale

```
`timescale 1ns/100ps
module router test top;
```

#### 3. Send Packet Through Router







#### In the program initial block, call the generator gen() after reset()

```
program automatic test(router io. TB rtr io);
 bit[3:0] sa;
bit[3:0] da;
                      // source address
                       // destination address
 logic[7:0] payload[$]; // packet data array
  initial begin
   $vcdpluson;
   reset();
   gen();
  end
  task reset();
  endtask: reset
 task gen();
 endtask: gen
endprogram: test
  task gen();
    sa = 3;
    da = 7;
    payload.delete();
    repeat ($urandom range (2,4))
       payload.push back ($urandom);
  endtask: gen
```

#### Create Send Packet routines

#### Send destination address, padding bits, payload

```
program automatic test (router io. TB rtr io);
 bit[3:0] sa;
                      // source address
                       // destination address
 bit[3:0] da;
  logic[7:0] payload[$]; // packet data array
  initial begin
   $vcdpluson;
   reset();
   gen();
  end
  task reset();
  endtask: reset
 task gen();
 endtask: gen
endprogram: test
```



In initial block, call send() to send packet after the gen()

Add a delay after send()

Add send() task in the program block

In the body of send() task, call: send\_addrs, send\_pad, send\_payload()

Create send() task

In the body of send() task:

- + drive frame\_n signal as spec
- + drive din signal with destination address (LSB first)

Example: driving frame n signal for input port 3 to "1" as following form

Create send\_pad() task

Create send\_payload() task


In body of send\_paylod() task

- + Write a loop to execute payload.size()
- + In the loop, each 8-bit data of the payload[\$] array should be transmitted one bit per clock cycle starting with lsb

Extend the program to send 21 packets

#### 4. Self-checking





#### Modify program test

Add a global declaration for an 8-bit (logic [7:0]) queue named pkt2ccmp\_payload[\$]


This queue will be use to store the data sampled from DUT

Add recv() and send() tasks followed by a self-checking routine check()

```
program automatic router_test(router_io.TB router);
...
logic[7:0] pkt2cmp_payload[$];
initial begin
...
repeat(run_for_n_packets) begin
gen();
fork
send();
recv();
join
check();
end
end
...
endprogram
```

#### In body of recv() task:

+call get\_payload() task to retrieve a packet payload from router. This payload should stored in pkt2cmp\_payload[\$] queue






Declare get\_payload() task

In get\_payload() task,

- +store each 8-bit data into pkt2cmp\_payload[\$]
- +waiting for the falling edge of the output frame signal, example

@(negedge router.cb.frameo n[da])



Loop until end of frame is detected

Develop the checker

Create a function named compare() which returns a single bit

In the body of compare(), compare data in payload[\$] and pkt2cmp\_payload[\$] to verify that the payload received correctly

In the body of check() task, call compare() function to check the packet received

- +if error, print error message and finish simulation
- +if check is successful, print message indicating number of packets successfully checked Expand to detect RTL Errors

\*Note: remove \$vcdpluson in sample codes, this is a system task of VCS tool.

--END--