

## Getting Started with AT32F435/F437

## Introduction

The purpose of this application note is to provide a user guide on how to expedite AT32F435/F437 series-based application development. Compared to the AT32F435 series, the AT32F437 series offers an additional feature of EMAC.

*Note: The codes in this application note are written based on the V2.x.x version of BSP developed by ARTERY. For other versions of BSP, please pay attention to the differences between versions when in use.*

Applicable products:

Part number	AT32F435 series AT32F437 series
-------------	------------------------------------

## Contents

<b>1</b>	<b>Environment requirements .....</b>	<b>6</b>
1.1	Set up AT32 MCU development environment .....	6
1.1.1	Debugging tool and evaluation board .....	6
1.1.2	Programming tools and software .....	7
1.1.3	AT32 MCU-based development environment .....	7
1.1.4	AT32 Work Bench .....	12
1.1.5	How to quickly replace AT32F403A/407 with AT32F435_437 .....	18
1.2	AT32F435_437 MCU general function .....	18
1.2.1	Clock configuration .....	18
1.2.2	How to enable FPU function (Floating point unit) .....	18
1.2.3	ZW/NZW Flash and embedded SRAM configuration .....	18
1.2.4	Flash memory .....	18
1.2.5	Distinguish AT32 MCU from other MCU .....	22
1.2.6	Advanced features of AT32F435/F437 .....	23
<b>2</b>	<b>Frequently asked questions .....</b>	<b>23</b>
2.1	Enter Hard Fault Handler .....	23
2.2	J-Link fails to identify IC in Keil .....	24
2.3	Problems occurred in program download .....	24
2.3.1	Error warning: Flash Download failed–“Cortex-M4” .....	24
2.3.2	No Debug Unit Device found .....	24
2.3.3	RDDI-DAP Error .....	24
2.3.4	ISP serial port gets stuck during download .....	25
2.3.5	How to resume download .....	25
<b>3</b>	<b>Security Library (sLib) .....</b>	<b>26</b>
3.1	Introduction .....	26
3.2	Principles of application .....	26
3.3	How to use Security library .....	27
<b>4</b>	<b>Revision history .....</b>	<b>28</b>

## List of tables

Table 1. Document revision history.....	28
---	----

## List of figures

Figure 1. AT-START-F437 evaluation board with AT-Link-EZ.....	6
Figure 2. Keil_v5 templates .....	7
Figure 3. ArteryTek.AT32F435_437_DFP.....	8
Figure 4. Set up Keil4_AT32MCU_AddOn .....	8
Figure 5. Pack Installer icon in Keil .....	9
Figure 6. Set up IAR_AT32MCU_AddOn .....	9
Figure 7. Keil Debug option .....	9
Figure 8. Keil Debug Settings .....	10
Figure 9. Keil Utilities .....	10
Figure 10. IAR Debug option .....	10
Figure 11. IAR CMSIS-DAP option .....	11
Figure 12. Terminal command install.....	12
Figure 13. Graphic install.....	13
Figure 14. AT32_Work_Bench guide page.....	13
Figure 15. Project configuration interface.....	14
Figure 16. Mode and configuration window.....	14
Figure 17. Peripheral mode .....	15
Figure 18. Peripheral parameter settings .....	15
Figure 19. GPIO settings .....	15
Figure 20. DMA settings .....	15
Figure 21. NVIC settings.....	16
Figure 22. Left click and right click .....	16
Figure 23. Clock configuration interface .....	16
Figure 24. Code view .....	17
Figure 25. Project management window .....	17
Figure 26. Project file structure.....	18
Figure 27. Enable/disable access protection with ICP .....	19
Figure 28. Enable access protection with ISP .....	19
Figure 29. Disable access protection with ISP .....	20
Figure 30. Enable erase and program protection with ICP .....	21
Figure 31. Disable erase and program protection with ICP .....	21
Figure 32. Read Cortex ID.....	22
Figure 33. Read PID and UID.....	22

Figure 34. AT-SURF-F437 evaluation board .....	23
Figure 35. Add FPU enable code .....	23
Figure 36. Flash Download failed—"Cortex- M4" .....	24
Figure 37. Debug interface .....	25
Figure 38. CMSIS DAP interface .....	26

# 1 Environment requirements

Download link:


- ARTERY's official website: <https://www.arterychip.com/>

## 1.1 Set up AT32 MCU development environment

### 1.1.1 Debugging tool and evaluation board

The AT32F435/F435 series evaluation board is equipped with the AT-Link-EZ tool for debugging purpose, as shown in the left side of Figure 1 (marked in red box) below. This AT-Link-EZ can be disassembled from the board and used with other circuit boards. It supports IDE online debugging, online programming and USB-to-serial port.

Figure 1. AT-START-F437 evaluation board with AT-Link-EZ



Note: For details on the AT-START evaluation board, please refer to UM\_AT\_START\_F435/F437\_Vx.x, which can be found at [ARTERY's official website](https://www.arterychip.com/) → PRODUCTS → Mainstream → AT32F435/F437 → Evaluation Board → AT\_START\_F435/F437.

## 1.1.2 Programming tools and software

- AT programming tools and software: AT-Link, ICP/ISP.
- For ICP operation instruction, please refer to [UM\\_ICP\\_Programmer](#)
- For ISP operation instruction, please refer to [UM\\_ISP\\_Programmer](#)
- For AT-Link operation instruction, please refer to [UM0004\\_AT-Link\\_User\\_Manual](#)


## 1.1.3 AT32 MCU-based development environment

### 1.1.3.1 Template project

IDE template projects can be found in [BSP](#).

BPS offers such template projects as Keil\_v5, Keil\_v4, IAR\_6.10, IAR\_7.4, IAR\_8.2, eclipse\_gcc, at32\_ide. They are located at AT32F435\_437\_Firmware\_Library\_V2.x.xproject\at\_start\_f4xx\templates. Here is an example of Keil\_v5 template project.

**Figure 2. Keil\_v5 templates**



A template project contains the following content:

- ① at32f435\_437\_clock.c: clock configuration file, with default clock frequency and clock path being programmed
- ② at32f435\_437\_int.c: interrupt file that contains interrupt function-related code
- ③ main.c: refers to the main code file
- ④ at32f435\_437\_board.c: board-level configuration file that contains general hardware configuration such as AT-START on-board buttons and LEDs
- ⑤ at32f435\_437\_xx.c under firmware: peripheral driver files
- ⑥ system\_at32f435\_437.c: system initialization files
- ⑦ startup\_at32f435\_437.s: startup file
- ⑧ readme.txt: statement file that is used to introduce general operations and settings and application notes related to the template project.

In addition to templates, BSP contains a variety of code examples (Keil\_v5 project files) for users' reference. They are located at

AT32F435\_437\_Firmware\_Library\_V2.x.x\project\at\_start\_f4xx\examples.

*Note: For more details about BSP, please refer to "Section 4 BSP application" of AT32F435\_437 Firmware BSP&Pack User Guide in [BSP](#).*

### 1.1.3.2 Installing PACK

Install Pack and add AT32 MCU part number to Keil/IAR. You can download Pack from the following link:

[Keil4 Pack](#)

[Keil5 Pack](#)

[IAR Pack](#)


[Segger Linux](#)

[Segger Win](#)


For Keil compiling system, keil 4.74 /5.23 or above is recommended. For Keil\_v5, users need to unzip the Keil5\_AT32MCU\_AddOn and then install the corresponding ArteryTek.AT32F435\_437\_DFP.

For Keil\_v4, users can directly install Keil4\_AT32MCU\_AddOn. By default, the Keil installation path can be recognized automatically. In case of path recognition failure, users need to manually select the path.

**Figure 3. ArteryTek.AT32F435\_437\_DFP**




**Figure 4. Set up Keil4\_AT32MCU\_AddOn**




Another way to install PACK is as follows: Open keil and click on “Pack Installer” icon, click on “file” and select “import” to import the corresponding pack downloaded.

**Figure 5. Pack Installer icon in Keil**



For IAR compiling system, IAR7.0 / IAR6.1 or above is recommended. The IAR\_AT32MCU\_AddOn needs to be installed. By default, the IAR installation path can be recognized automatically during installation. In case of path recognition failure, users need to manually select the path.

**Figure 6. Set up IAR\_AT32MCU\_AddOn**




*Note: For more details about PACK settings, please refer to “Section 2 Pack setup” of the AT32F435\_437 Firmware BSP&Pack User Guide in [BSP](#).*

### 1.1.3.3 Debug and download with AT-Link

To use AT-Link in IAR, select CMSIS-DAP in Debugger option.

**Figure 7. Keil Debug option**




Go to “Debug” and click on “Settings” to enter “Cortex-M Target Driver Setup” interface.

1. Select “AT-Link(WinUSB)-CMSIS-DAP/AT-Link-CMSIS-DAP”

*Note: For details about WinUSB, refer to [FAQ0136\\_How\\_to\\_use\\_AT\\_LINK\\_WinUSB\\_for\\_faster\\_download](#)*


2. Select “SW” in Port, and tick “SWJ”
3. Confirm that the ARM SW-DP debug module is recognized.

**Figure 8. Keil Debug Settings**



Click on “Utilities”, untick “Use Debug Driver” option (Step 1 below), choose “CMSIS-DAP Debugger” in Settings (Step 2 below), and then re-tick Step 1 (This option must be first unticked and then re-ticked)

**Figure 9. Keil Utilities**



If users want to use AT-Link in IAR, click on “Project” and “Options”, then select “CMSIS-DAP”, and select “SWD”.

**Figure 10. IAR Debug option**





Figure 11. IAR CMSIS-DAP option



Note: For full details, please refer to AT32F435\_437 Firmware BSP&Pack User Guide in [BSP](#).

## 1.1.4 AT32 Work Bench

### 1.1.4.1 Introduction

This chapter describes how to use AT32 Work Bench. AT32 Work Bench makes it easier for developers to generate the initialized C codes and IDE projects through its graphic configuration features, reducing time and lower cost to development.

- Environment requirements

Software:

Windows systems: Windows 7 or above

Linux systems: supports x86\_64-based Ubuntu, Fedora, extra.

Hardware:

A minimum 2GB internal memory and 4GB hard disk is recommended.

*Note: For details on AT32 Work Bench, refer to the document UM\_AT32\_Work\_Bench which is available on [ARTERY's official website](#). Our AT32 Work Bench tool has [Linux](#) and [Windows](#) versions.*

### 1.1.4.2 Installing

Windows systems: no install is required. Just directly run the AT32\_Work\_Bench.exe.

Linux systems supports Ubuntu 16.4 or above versions. There are two ways to install it.


- Use dpkg command to install in the terminal

Enter the following command:

```
sudo dpkg -i AT32_Work_Bench_Linux-x86_64_Vx.x.xx.deb
```

See Figure below:

Figure 12. Terminal command install



```
artery@artery-virtual-machine: ~  
artery@artery-virtual-machine:~$ sudo dpkg -i AT32_Work_Bench_linux_amd64.deb  
[sudo] password for artery:  
Selecting previously unselected package at32-work-bench.  
(Reading database ... 146852 files and directories currently installed.)  
Preparing to unpack AT32_Work_Bench_linux_amd64.deb ...  
Unpacking at32-work-bench (1.0.0) ...  
Setting up at32-work-bench (1.0.0) ...  
Processing triggers for gnome-menus (3.36.0-1ubuntu1) ...  
Processing triggers for desktop-file-utils (0.24-1ubuntu2) ...  
Processing triggers for mime-support (3.64ubuntu1) ...  
artery@artery-virtual-machine:~$
```

- Graphic install

Copy AT32\_Work\_Bench\_Linux-x86\_64\_Vx.x.xx.deb into Linux system and double click it. In the pop-up window, click “install” button so that the software is automatically installed into the system, as shown in Figure below.

Figure 13. Graphic install




After finishing the install, click the lower bottom button “display all programs” on the left column, find the AT32\_Work\_Bench, click it to start.

## 1.1.4.3 Project configuration

This chapter uses the AT32F403AVGT7 to build a USART project as an example, demonstrating how to create the initialized C codes and IDE project with the AT32\_Work\_Bench tool.


The first window to come up when starting AT32 Work Bench is a guide page. In this page, there are three options: start a new design, open an existing design, and Recent designs.

Figure 14. AT32\_Work\_Bench guide page



In guide page, select a MCU, click “Create” to enter project configuration interface. In the configuration page, there are three option boxes: pin out configuration, clock configuration and code view. They are three key functions that are detailed as follows.

**Figure 15. Project configuration interface**




(1) Pin out configuration: used to configure peripherals and pins. It includes three windows: module categories, mode and configuration, and pin layout.

Select a peripheral from “module categories” list, pop up the corresponding “mode and configuration” window, select mode and parameters, such as, peripheral operating mode and the required pins.

As MCU supports the same pins to be used by different peripherals and functions, when the user selects a mode, the tool will automatically deliver a peripheral configuration tailored to the selected peripheral. As USART1 as an example, its mode and configuration window is shown in the figure below.

**Figure 16. Mode and configuration window**



Taking USART1 as an example, follow the steps below to configure USART1 peripheral.

## ■ Mode

Figure 17. Peripheral mode

USART1 Mode and Configuration

Mode: Asynchronous

Hardware Flow Control (RS232): Disable

In Figure 17, we select Asynchronous mode for USART1. In pin layout view, PA9 and PA10 are automatically mapped onto USART1\_TX and USART1\_RX respectively.

## ■ Peripheral parameter settings

Figure 18. Peripheral parameter settings

Parameters Settings | GPIO Settings | NVIC Settings | DMA Settings

✓ Basic Parameters

Baud Rate (1831-7500000): 115200 Bits/s Dec

Real Baud Rate: 115163 Bits/s

Data bit num: 8 Bits (including Parity)

Parity selection: None

STOP bit num: 1

✓ Advanced Parameters

Data Direction: Receive and Transmit

In Parameters Settings, we can see USART1 related parameters, such as, baud rate, data bit number, data direction.

## ■ GPIO settings

Figure 19. GPIO settings

Parameters Settings

GPIO Settings

NVIC Settings

DMA Settings

Pin Name	Signal on Pin	Output leve	GPIO type	Pull type	GPIO mode	river capabili	Label	Modified
PA9	USART1_TX	n/a	Push Pull	Pull-none	Mux function m...	Moderate s...		N
PA10	USART1_RX	n/a	Push Pull	Pull-none	Mux function m...	Moderate s...		N
PA10								
PB7								

In GPIO settings, it lists GPIOs that can be configured for USART1, such as, USART1\_TX and USART1\_RX.

## ■ DMA settings

Figure 20. DMA settings

Parameters Settings | GPIO Settings | NVIC Settings | DMA Settings

DMA Request	Channel	Direction	Priority
USART1_RX	DMA1 Channel 1	Peripheral To Memory	Low
USART1_TX	DMA1 Channel 2	Memory To Peripheral	Low

Add Delete

DMA Request Parameters

Peripheral Increment: Peripheral Inc Disable

Memory Increment: Memory Inc Enable

Peripheral Data Alignment: Byte

Memory Data Alignment: Byte

Mode: Normal

In DMA settings, the user can configure DMA request, such as DMA channel and DMA request parameters.

## ■ NVIC settings

**Figure 21. NVIC settings**


Parameters Settings	GPIO Settings	NVIC Settings	DMA Settings
NVIC Interrupt Table		Enabled	Preemption Priority
DMA1_Channel1_IRQ		<input checked="" type="checkbox"/>	0
DMA1_Channel2_IRQ		<input checked="" type="checkbox"/>	0
USART1_IRQ		<input checked="" type="checkbox"/>	0

In NVIC settings, the user can configure interrupts, including DMA channel interrupt when DMA channel is enabled. “Preemption priority” and “Sub priority” need to be configured in NVIC.

In Pin layout window, it will show the pin layout of a given package, such as LQFP48, QFN32, and TSSOP20. Also the pin name, configuration status and signal allocation are displayed.


In pin view window, a menu pops up by left clicking on the pin (except a pin with fixed mode), showing its signals to be configurable. For a pin with its function configured, an “Enter label” pops up by right clicking on the pin, as shown below:

**Figure 22. Left click and right click**



(2) Clock configuration interface is used to configure clock path and related parameters. The drop-down menu and enter box are used to change clock tree configuration to meet actual requirements.

**Figure 23. Clock configuration interface**




*Note 1: To use LEXT, it is necessary to configure LEXT mode in CRM mode window.*

*Note 2: To use HEXT, it is necessary to configure HEXT mode in CRM mode window.*

*Note 3: To use clockout, it is necessary to tick clock output in CRM mode window.*


(3) Click on “Code view” to generate the code that is configured, and to show code content. In the left column shows code files that have been generated, and the right column shows the content of the selected file, as shown below.

**Figure 24. Code view**



Click on menu button or “generate code” button, a project management window is shown below:

**Figure 25. Project management window**



The size of a heap and a stack is recommended to be 0x200 and 0x400 by default. However, these values may need to be increased when a middleware stack is to be used. After a library file is selected and copied into a project folder, the library file in the firmware is automatically copied into the project folder when generating code. After finishing project configuration, click on “confirm” button to generate user code and IDE project file.

Figure 26. Project file structure

libraries	2024/1/5 14:44	文件夹	
middlewares	2024/1/5 14:44	文件夹	
project	2024/1/5 14:44	文件夹	
AT32F403AVGT7_WorkBench.ATWP	2024/1/5 14:44	ATWP 文件	3 KB

### 1.1.5 How to quickly replace AT32F403A/407 with AT32F435\_437

- refer to [MG018\\_Migrating\\_from\\_AT32F403A/407\\_to\\_AT32F435/437](#)
- Step 6: If the program fails to run after above steps, please refer to other sections of this application note or contact local agents or ARTERY technicians for help.

## 1.2 AT32F435\_437 MCU general function

### 1.2.1 Clock configuration

Refer to [AN0084\\_AT32F435/437\\_CRM\\_Quick\\_Start\\_Guide](#)

For clock configuration and code generation, it is recommended to use AT32\_Work\_Bench tool, or [Win/Linux](#) New\_clock\_configuration tool.

### 1.2.2 How to enable FPU function (Floating point unit)

There are two ways to enable FPU in Keil:

Please refer to [AN0037\\_How\\_to\\_use\\_FPU](#)

### 1.2.3 ZW/NZW Flash and embedded SRAM configuration

For more information about SRAM extension, please refer to [FAQ0054\\_How\\_to\\_modify\\_SRAM\\_size\\_of\\_AT32 MCU?](#)

### 1.2.4 Flash memory


#### 1.2.4.1 Access protection

The access protection is known as “encryption” that is applied to the entire Flash memory area. Once Flash access protection is enabled, the embedded Flash memory area can only be read through normal program execution, not through JTAG or SWD. When ICP/ISP tool is used to disable the access protection, the microcontroller will perform erase operation on the Flash.

The ICP/ISP tool can be used to enable/ disable access protection based on the following procedures:

- Artery ICP Programmer
  - Enable access protection: Target — Access protection — Enable (Y).
  - Disable access protection: Target — Access protection — Disable (Y).

Figure 27. Enable/disable access protection with ICP



#### ■ Artery ISP Programmer (BOOT0=1)

Enable access protection: Enable/disable access protection — enable Access protection — Next —Yes

Disable access protection: Enable/disable access protection — disable Access protection - Next—Yes

#### ■ Artery ISP Multi-Port Programmer (BOOT0=1)

Enable access protection: Enable/disable access protection — enable access protection — Start —Yes

Disable access protection: Enable/disable access protection — disable access protection — Start — Yes

Figure 28. Enable access protection with ISP





Figure 29. Disable access protection with ISP



**Note:** Once enabled, the access protection cannot be disabled through erase operation.

#### 1.2.4.2 Erase and program protection

Write protection is applied to the entire Flash memory area or a given page in Flash memory. Once the Flash write protection is enabled, the internal Flash memory area cannot be written in any way. The ICP/ISP programmer can be used to enable/disable erase and program protection based on the following procedures.

##### ■ Artery ICP Programmer

Enable erase and program protection: Target — User system data — Tick “erase and program protection bytes” — Apply to device.

Disable erase and program protection: Target — User system data — Untick “erase and program protection bytes” — Apply to device.

##### ■ Artery ISP Programmer (BOOT0=1)

Enable erase and program protection: Enable/disable protection — enable Erase and program protection — Next — Yes

Disable erase and program protection: Enable/disable protection — disable Erase and program protection — Next — Yes

##### ■ Artery ISP Multi-Port Programmer (BOOT0=1)

Enable erase and program protection: Enable/disable protection — enable Erase and program protection — Start — Yes

Disable erase and program protection: Enable/disable protection — disable Erase and program protection — Start — Yes

Figure 30. Enable erase and program protection with ICP





Figure 31. Disable erase and program protection with ICP



**Note:** Once enabled, the erase and program protection cannot be disabled through erase operation.

## 1.2.5 Distinguish AT32 MCU from other MCU

### ■ Read Cortex-M CPU ID to identify M0, M3 or M4 core

Figure 32. Read Cortex ID

```
cortex_id = *(uint32_t *)0xE000ED00;// read Cortex model
if((cortex_id == 0x410FC240) || (cortex_id == 0x410FC241))
{
    printf("This chip is Cortex-M4F.\r\n");
}
else
{
    printf("This chip is Other Device.\r\n");
}
```

### ■ Read PID and UID

Figure 33. Read PID and UID

```
/* Get the base address of UID/PID of AT32 MCU */
#define DEVICE_ID_ADDR1 0x1FFFF7F3 //define Artery MCU project, UID base address
#define DEVICE_ID_ADDR2 0xE0042000 //define MCU device model, PID base address

/* Store ID */
uint8_t ID[5] = {0};

/* AT32F435 MCU type table */
const uint64_t AT32_MCU_ID_TABLE[] =
{
    0x0000000D70084540, //AT32F435ZMT7 4032KB LQFP144
    0x0000000D7008454F, //AT32F437ZMT7 4032KB LQFP144
    ...
};

/* Get UID/PID */
ID[0] = *(int*)DEVICE_ID_ADDR1;
ID[1] = *(int*)(DEVICE_ID_ADDR2+3);
ID[2] = *(int*)(DEVICE_ID_ADDR2+2);
ID[3] = *(int*)(DEVICE_ID_ADDR2+1);
ID[4] = *(int*)(DEVICE_ID_ADDR2+0);

/* Combine UID/PID */
AT_device_id = ((uint64_t)ID[0]<<32)|((uint64_t)ID[1]<<24)|((uint64_t)ID[2]<<16)|((uint64_t)ID[3]<<8)|((uint64_t)ID[4]<<0);


/* Judge AT32 MCU */
for(i=0;i<sizeof(AT32_MCU_ID_TABLE)/sizeof(AT32_MCU_ID_TABLE[0]);i++)
{
    if(AT_device_id == AT32_MCU_ID_TABLE[i])
    {
        printf("This chip is AT32F4xx.\r\n");
    }
    else
    {
        printf("This chip is Other Device.\r\n");
    }
}
```

**Note:** AT32F4xx MCU contains multiple ID codes. By packing the obtained ID information into a 64-bit data, users can distinguish AT32 MCU from other ones. For details, refer to the corresponding Reference

## 1.2.6 Advanced features of AT32F435/F437

To make it easier to perform AT32F437 series-based application development, we offer the AT-SURF-F437 evaluation board alongside various demos and application codes. These documents can be found at [AN0049\\_AT\\_SURF\\_F437\\_Board\\_Application\\_Note](#) located at ARTERY' official website → Support → AP Note→AN0049.

Figure 34. AT-SURF-F437 evaluation board



**Note:** The improvement to system performance is the result of a combination of factors that are conducive to performance optimization. For details on how to enhance the performance of AT32F435/AT32F437, please refer to [FAQ0004\\_compile\\_function\\_or\\_variable\\_to\\_designated\\_address](#) and [AN0092\\_AT32F435/437\\_Performance\\_Improvement](#)

## 2 Frequently asked questions

### 2.1 Enter Hard Fault Handler

- SRAM size you are using exceeds the SRAM size configured in user system data  
See Section [1.2.3](#) and use ICP/ISP to extend SRAM space before programming.
- The single precision function is enabled in Keil or IAR while the M4-core FPU register is not enabled in the code. Please enable FPU function in the code:

Figure 35. Add FPU enable code

```
void SystemInit (void)
{
    /* Enable FPU*/

    #if defined (__FPU_USED) && (__FPU_USED == 1U)
```

```

SCB->CPACR |= ((3U << 10U * 2U) |          /* set CP10 Full Access */
               (3U << 11U * 2U) );        /* set CP11 Full Access */

#endif

```

- Access data outside the boundary  
Find the location where data boundary is violated and change them back to normal range.
- System clock setting out of spec

## 2.2 J-Link fails to identify IC in Keil


- Please refer to [FAQ0008\\_J\\_LINK\\_not\\_identify\\_IC](#)
- Please refer to [FAQ0132\\_How\\_to\\_add\\_Artery\\_MCU\\_into\\_JLINK](#)

## 2.3 Problems occurred in program download

### 2.3.1 Error warning: Flash Download failed–“Cortex-M4”

The following warning message pops up during KEIL emulation or download:

**Figure 36. Flash Download failed–“Cortex- M4”**



Here are the possible reasons behind this problem:

- Access protection is enabled. Please disable access protection before download
- Flash file algorithm is incorrect or Flash file algorithm is not loaded. Please add a correct Flash file algorithm
- BOOT0 and BOOT1 settings are incorrect. Set BOOT0=0 and BOOT1=0 to allow MCU to boot from the main Flash memory.
- Use older version of J-Link. Please use 6.20C or above.
- JTAG/SWD PIN is disabled. Please refer to “2.3.5 Resume download”.

### 2.3.2 No Debug Unit Device found

- The download port is occupied. For example, ICP is connecting to the target device.
- JTAG/SWD connection error or not connected.

### 2.3.3 RDDI-DAP Error

- Compiler optimization level is too high. For example, select “-Oz” as the default optimization level of Keil AC6. This actually should be changed to -O0/-O1.
- JTAG/SWD PIN is disabled. Please refer to “2.3.5 Resume download”.

### 2.3.4 ISP serial port gets stuck during download

When the ISP serial port is used to download, it may be stuck so that it cannot be released.

Following the procedure below:

- Check whether the power supply is stable
- Use a high-quality USB-to-serial port tool, i.e., CH340 chip.

### 2.3.5 How to resume download


When users fail to download programs following the operations below on the AT32F403A/F407 series:

- After JTAG/SWD PIN is enabled, the program cannot be downloaded and JTAG/SWD device cannot not be identified
- After Standby mode and other low-power mode entry, the program cannot be downloaded and JTAG/SWD device cannot be identified

The solution to this problem is to halt MCU before program execution. Here are several methods for reference.


1. Change boot mode so that the microcontroller boots from Flash memory or SRAM, and then reset the microcontroller with Reset pin. By doing so, program can be erased and download operation is resumed
2. Use ICP tool and AT-Link debugger. Connect the AT-Link RST pin to the reset pin of the microcontroller. Click “connect” button on ICP interface. After successful connection, erase program to resume download
3. Use Keil and AT-Link debugger. Connect the AT-Link RST pin to the reset pin of the microcontroller. On Keil “Debug” window interface, select the following options marked in red box in the Figure below. This operation will erase program and resume download.

**Figure 37. Debug interface**



4. Use IAR and AT-Link debugger. Connect the AT-Link RST pin to the reset pin of the microcontroller. On IAR “CMSIS DAP” window interface, select the following options marked in red box in the Figure below. This operation will erase program and resume download.

Figure 38. CMSIS DAP interface



## 3 Security Library (sLib)

### 3.1 Introduction

As more and more MCU applications require complex algorithms and middleware solutions, how to protect core algorithms and related intellectual property rights of (such as core algorithms) software solution providers is emerging as an important topic and concern.

To provide robust protection function, the AT32F435/F437 series is equipped with a security library (sLib) to protect IP-Codes against being changed or read by end user's programs.

### 3.2 Principles of application

- Security library (sLib) is a secure area protected by an encryption key in the main memory. This area is used for software solution providers to store their core algorithms for better protection purpose. In the meantime, the rest of the area can be used for secondary-level development by terminal customers.
- Security library is divided into the instruction security library (SLIB\_INSTRUCTION) and data security library (SLIB\_DATA). Users can select part of or the whole security library for storing read-only area or instruction area.
- Read-only area (SLIB\_READ\_ONLY) can be read through I-Code and D-Code, but not written.
- Program codes in the instruction security library (SLIB\_INSTRUCTION) can only be fetched (can only be executed) by MCU through I-Code bus but cannot be read through D-Code in the way it reads data (such as ISP/ICP/ debug mode or boot program from internal RAM). When accessing the SLIB\_INSTRUCTION in the form of reading data, values return all 0xFF.
- Data in the data security library (SLIB\_DATA) can only be read through D-Code bus but cannot be written.
- The program code and data in security library cannot be erased unless the correct code is keyed in. If a wrong password is entered in an attempt to write or erase the security library, a warning message will be issued by setting EPPERR=1 in the FLASH\_STS register.
- The program code and data in security library are not erased when end users perform a mass

erase on the main Flash memory.

- After sLib protection is enabled, it is possible to unlock it by writing the previously preset password in the SLIB\_PWD\_CLR register. After the security library protection is unlocked, the MCU will perform a mass erase on the main Flash memory (including the contents of security library). As a result the program code will not be leaked even if the password set by the software solution provider is leaked.

## 3.3 How to use Security library

For details on security library, refer to [AN0081\\_AT32F435/437\\_Security\\_Library\\_Application\\_Note](#)

## 4 Revision history

**Table 1. Document revision history**

Date	Version	Revision note
2022.04.20	2.0.0	Initial release.
2022.07.08	2.0.1	Updated some descriptions.
2022.10.11	2.0.2	Added description of development environment and file path.
2022.10.21	2.0.3	Updated descriptions of UID and PID.
2024.01.05	2.0.4	Updated the descriptions on Resume AT32 MCU download;
2025.01.13	2.0.5	Optimized some descriptions

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

Purchasers are solely responsible for the selection and use of ARTERY's products and services; ARTERY assumes no liability for purchasers' selection or use of the products and the relevant services.

No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party's products or services, it does NOT imply that ARTERY authorizes the use of the third party's products or services, or permits any of the intellectual property, or guarantees any uses of the third party's products or services or intellectual property in any way.

Except as provided in ARTERY's terms and conditions of sale for such products, ARTERY disclaims any express or implied warranty, relating to use and/or sale of the products, including but not restricted to liability or warranties relating to merchantability, fitness for a particular purpose (based on the corresponding legal situation in any unjudicial districts), or infringement of any patent, copyright, or other intellectual property right.

ARTERY's products are not designed for the following purposes, and thus not intended for the following uses: (A) Applications that have specific requirements on safety, for example: life-support applications, active implant devices, or systems that have specific requirements on product function safety; (B) Aviation applications; (C) Aerospace applications or environment; (D) Weapons, and/or (E) Other applications that may cause injuries, deaths or property damages. Since ARTERY products are not intended for the above-mentioned purposes, if purchasers apply ARTERY products to these purposes, purchasers are solely responsible for any consequences or risks caused, even if any written notice is sent to ARTERY by purchasers; in addition, purchasers are solely responsible for the compliance with all statutory and regulatory requirements regarding these uses.

Any inconsistency of the sold ARTERY products with the statement and/or technical features specification described in this document will immediately cause the invalidity of any warranty granted by ARTERY products or services stated in this document by ARTERY, and ARTERY disclaims any responsibility in any form.

© 2025 ARTERY Technology – All Rights Reserved