

Ver.: 0.05

LTPS LCD Specification

Model Name: TD020THEG1

Customer Signature					
Date					

This technical specification is subjected to change without notice





Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Revision	3
1	Features	4
2	General Specifications	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	7
5	Electrical Characteristics	8
6	Timing Chart	9
7	Power Sequence	18
8	Optical Characteristics	19
9	Reliability	22
10	Handling Cautions	23
11	Mechanical Drawing	24
12	Packing Drawing	25





Record of Revision

Rev	Issue Date	Description
0.00	Jun. 2nd, 2006	New create.
0.01	Aug. 8, 2006	Page 8, Modify backlight driving reference table
0.02	Aug. 21, 2006	Page 8, Modify backlight driving voltage & power consumption
0.03	Aug. 22, 2006	Page 22, Update reliability spec of LED
0.04	Sep. 18, 2006	Page 8, Modify reliability spec of LED
0.05	Sep. 21, 2006	Page 24, Modify mechanical drawing



The 2.0" LCD module is the active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is applied with vertical and horizontal drivers built on the panel.

Both of horizontal and vertical scan are reversible and controlled by the serial interface commands. The product is designed for the requirement of the green product, and the specification complies with Toppoly's "Green Product Chemical Substance Specification Standard Hand Book".

2. GENERAL SPECIFICATIONS

Item	Description	Unit
Display Size (Diagonal)	2.0	Inch
Display Type	Transmissive	-
Active Area (HxV)	40.672 x 30.48	mm
Number of Dots (HxV)	640 x 240	Dot
Dot Pitch (HxV)	0.0635 x 0.127	mm
Color Arrangement	RGB Delta	-
Color Numbers	16Million	-
Outline Dimension (HxVxT)	46.1 x 40.96 x 2.53*	mm
Weight	8.5	G
Panel surface treatment	Hard Coating(3H)	1

^{*}Exclude FPC and protrusions.



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD Panel

Recommend connector:

Compatible with Molex 51374-4073

Pin	Symbol	I/O	Description	Remark
1	CP3	С	Capacitor for power setting	
2	CP4	С	Capacitor for power setting	
3	CP5	С	Capacitor for charge pump	
4	CP6	С	Capacitor for charge pump	
5	CP7	С	Capacitor for charge pump	
6	CP8	С	Capacitor for charge pump	
7	DUMMY		Dummy	
8	DUMMY		Dummy	
9	PCD	С	Capacitor for pre-charge data signal high	
10	VCOML	С	Capacitor for VCOM low	
11	VCOMH	С	Capacitor for VCOM high	
12	AGND		Analog ground	
13	DUMMY		Dummy	
14	AVDD	С	Regulation capacitor for analog voltage	
15	CP1	С	Capacitor for charge pump	
16	CP2	С	Capacitor for charge pump	
17	PWM	0	Power transistor gate signal for the boost converter	
18	FB	_	Main boost regulator feedback input.	
19	LED-	1	LED power: cathode	Note 3-1
20	DUMMY	1	Dummy	
21	DUMMY	-	Dummy	
22	LED+	1	LED power: anode	Note 3-1
23	GND	1	Ground	
24	VCC	1	Power supply for digital circuit and charge pump circuit	
25	VSYNC	Ι	Vertical sync input. Negative polarity	
26	HSYNC	_	Horizontal sync input. Negative polarity	
27	DCLK	I	Clock signal, latch data onto line latches at the rising edge	
28	DIN0	Ι	Data input	
29	DIN1	-	Data input	
30	DIN2	Ι	Data input	
31	DIN3	-	Data input	


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



TD020THEG1

	A Toppoly and Philips		
32	DIN4	I	Data input
33	DIN5	I	Data input
34	DIN6	I	Data input
35	DIN7	1	Data input
36	SDA	I/O	Serial interface data line
37	SCL	1	Serial interface clock line
38	SCEN	I	Serial interface chip enable line
39	SHDB	I	Shutdown input
40	GREST	I	System reset pin

Note 3-1: The figure below shows the connection of backlight LED.







4. ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

Item	Symbol	MIN	MAX	Unit	Remark
Logic Power Supply Voltage	V _{CC}	-0.5	4.5	V	
Input Signal Voltage	V _{IN1}	0	V _{cc}	V	VD, HD, DCLK, DIN[0:7], SDA, SCL, SCEN, SHDB, GRESTB
Back Light Forward Current	I _F		25	mA	
Operating Temperature	T _{OPR}	-10	+60	°C	
Storage Temperature	T _{STG}	-30	+80	°C	



5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

GND=0V, Ta=25°C

Item		Symbol	MIN	TYP	MAX	Unit	Remark
Power Supply	Power Supply Voltage		2.85	3.0	3.6	V	Note 5-1
Input Signal	Low Level	V_{IL}	GND	1	0.2x Vcc*	V	VD, HD, DCLK, DIN[0:7], SDA, SCL,
Voltage	High Level	V _{IH}	0.8x Vcc*	-	Vcc*	V	SCEN, SHDB, GRESTB
PWM Output	PWM Output Voltage		0	-	Vcc*	V	
Feedback Voltage		V_{FB}	0.55	0.6	0.65	V	Note 5-2
Panel Power	Consumption	W _P	-	50	60	mW	

 $Vcc^* = Vcc(TYP)$

Note 5-1: The Vcc power is provided for overall panel module supply voltage.

Note 5-2: DC/DC feedback control voltage


5.2 Driving Backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F		23	25	mA	
Forward Current Voltage	V_{F}		3.4	3.6	V	Note 5-3
Backlight Power Consumption	W_{BL}		78.2	90	mW	

Note 5-3: Backlight driving circuit is recommended as the fix current circuit.

- * Ta: Ambient Temperature
- * High temperature operation: Test current refers the diagram as following.
- * High Temperature & High Humidity Operation: Test current is 15mA.




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 8/25



6. TIMING CHART

6.1 Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Horizontal



(1) YUV Mode: ITUR601-NTSC

Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Frequency	DCLK	-	27	-	MHz
Horizontal Display Active	Display Area	-	1440	-	DCLK
Horizontal Line	t _h	-	1716	-	DCLK
HSYNC Pulse Width	t _{hpw}	1	1	-	DCLK
Horizontal Back Porch	t _{hb}	-	240	-	DCLK
Horizontal Front Porch	t _{hfp}	-	36	-	DCLK
Horizontal Dummy Time	t _{hdm}		4		DCLK



(2) YUV Mode: ITUR601-PAL

Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Frequency	DCLK	-	27	-	MHz
Horizontal Display Active	Display Area	-	1440	-	DCLK
Horizontal Line	t _h	-	1728	-	DCLK
HSYNC Pulse Width	t _{hpw}	1	1	-	DCLK
Horizontal Back Porch	t _{hb}	-	240	-	DCLK
Horizontal Front Porch	t _{hfp}	-	48	-	DCLK
Horizontal Dummy Time	t _{hdm}		4		DCLK

(3) RGB Dummy Mode


Item		Symbol	MIN	TYP	MAX	Unit
Dot Clock Fre-	QVGA		-	25	-	
	NTSC	DCLK	-	24.54	-	MHz
quency	PAL		-	24.38	-	
Horizontal Display	y Active	Display Area	-	1280	-	DCLK
Horizontal Line		t _h	-	1560	-	DCLK
HSYNC Pulse Wi	dth	t _{hpw}	-	1	-	DCLK
Horizontal Back Porch		t _{hb}	-	240	-	DCLK
Horizontal Front Porch		t _{hfp}	-	40	-	DCLK
Horizontal Dumm	y Time	t _{hdm}		4		DCLK

Page: 10/25


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



6.2 Serial RGB Dummy Mode and Serial YUV 4:2:2 Mode: Vertical



Non-interlace Mode



Interlace Mode

(1) Non-Interlace Mode: NTSC/QVGA

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display A	Active	t_{vd}	-	240	-	Line
Vertical Total Tim	е	t_{v}	-	262	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	21	-	Line
Porch	Even Field	t_{vbe}	-	21	-	Line
Vertical Front	Odd Field	t_{vfpo}	-	1	-	Line
Porch	Even Field	t_{vfpe}	-	1	ı	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

Page: 11/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



(2) Non-Interlace Mode: PAL

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display A	Active	t_{vd}	-	288	-	Line
Vertical Total Tim	е	t _v	-	312	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	24	-	Line
Porch	Even Field	t_{vbe}	-	24	-	Line
Vertical Front	Odd Field	t_{vfpo}	-	0	-	Line
Porch	Even Field	t_{vfpe}	-	0	-	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

(3) Interlace Mode: NTSC/QVGA

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display A	Active	t_{vd}	-	240	-	Line
Vertical Total Tim	е	t_{v}	-	262.5	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	21	-	Line
Porch	Even Field	t_{vbe}	-	21.5	-	Line
Vertical Front	Odd Field	t_{vfpo}	-	1.5	-	Line
Porch Even Field		t_{vfpe}	-	1	-	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

(4) Interlace Mode: PAL


Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display A	Active	t_{vd}	-	288	-	Line
Vertical Total Tim	е	t _v	-	312.5	-	Line
VSYNC Pulse W	VSYNC Pulse Width		1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	24	-	Line
Porch	Even Field	$t_{\rm vbe}$	-	24.5	-	Line
Vertical Front	Odd Field	t_{vfpo}	-	0.5	-	Line
Porch	Even Field	t_{vfpe}	-	0	-	Line
Vertical Dummy		t_{vdm}	-	0	-	Line

Page: 12/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



6.3 Through Mode: Horizontal




Item	Symbol	MIN	TYP	MAX	Unit
Dot Clock Period	DCLK		12.90		MHz
Horizontal Display Active	Display Area	-	640	-	DCLK
Horizontal Line	t _h	-	820	-	DCLK
HSYNC Pulse Width	t _{hpw}	1	1	-	DCLK
Horizontal Back Porch	t _{hb}	-	117	-	DCLK
Horizontal Front Porch	t _{hfp}	-	63	-	DCLK
Horizontal Dummy Time	t _{hdm}		4		DCLK

Page: 13/25


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



6.4 Through Mode: Vertical



Non-Interlace Mode



Interlace Mode

(1) Non-Interlace Mode

			İ	İ		1
Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display	Active	t_{vd}	-	240	-	Line
Vertical Total Tin	ne	t_{v}	-	262	-	Line
VSYNC Pulse Width		t_{vpw}	1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	14	-	Line
Porch	Even Field	$t_{\sf vbe}$	-	14	-	Line
Vertical Front	Odd Field	t_{vfpo}	-	8	-	Line
Porch	Even Field	t_{vfpe}	-	8	-	Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

Page: 14/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.






(2) Interlace Mode

Item		Symbol	MIN	TYP	MAX	Unit
Vertical Display	Active	t _{vd}	-	240	-	Line
Vertical Total Tin	ne	t _v	-	262.5	-	Line
VSYNC Pulse Width		t _{vpw}	1	1	-	DCLK
Vertical Back	Odd Field	t_{vbo}	-	14	-	Line
Porch	Even Field	$t_{\sf vbe}$	-	14.5	-	Line
Vertical Front	Odd Field	t _{vfpo}	-	8.5	-	Line
Porch	Even Field	t_{vfpe}	-	8		Line
Vertical Dummy Time		t_{vdm}	-	0	-	Line

Page: 15/25



6.5 Setup Time and Hold Time




Item	Symbol	MIN	TYP	MAX	Unit
DCLK Duty Ratio	-	40	-	60	%
Data Setup Time	t _{ds}	12	-	-	ns
Data Hold Time	t _{dh}	12	-	-	ns
Control Signal Setup Time	t _{ss}	12	-	-	ns
Control Signal Hold Time	t _{sh}	12	-	-	ns

Page: 16/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

6.6 Serial interface Timing



Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Data Catus Tima	t _{so}	SCEN to SCL	150	-	-	ns
Data Setup Time	t _{S1}	SDA to SCL	150	-	-	ns
Data Hald Time	t _{H0}	SCEN to SCL	150	-	-	ns
Data Hold Time	t _{H1}	SDA to SCL	150	-	-	ns
	t _{W1L}	SCL pulse width	160	-	-	ns
Pulse width	t _{W1H}	SCL pulse width	160	-	-	ns
	t _{W2}	SCEN pulse width	1.0	-	-	us
Clock Duty	-	SCL duty ratio	40	50	60	%

Page: 17/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



7. POWER SEQUENCE

7.1 Power on to normal mode sequence

Power on (low power mode, global reset) to normal mode sequence


Step1: Wait VCC go stable and then send Normal command by 3 wire.

Step2: Before turn on VCC, the VD/HD/DCLK input signal must keep still until Tpwr(2ms).


Step3: AVDD will start when second VD coming. Step4: CP CLK will start when third VD coming.

Step5: Panel Control Signal and Normal DOUT will start when ninth VD coming.

Start6: PWM control signal will start when eleventh VD coming.



7.2 Normal mode to power off sequence



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 18/25



8. OPTICAL CHARACTERISTICS

8.1 Optical Specification

Ta=25°C

Item		Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
			11		40	-		
Viouring Angles		⊖12	CR ≥ 10	30	40	-	Dograd	Note 8-1
Viewing Angles		⊖21	UN ≥ 10	15	20	-	Degree	Note o-1
		⊖22		40	50	-		
Contrast Ratio		CR		200	300	-		Note 8-2
Pagnanga Tima	Rising	Tr			13	20	me	Note 8-3
Response Time	Falling	Tf	⊖=0°		22	30	ms	Note 6-3
Luminance (I _F =23mA)		L	⊖=0	200	250	-	cd/m²	Note 8-4
Chromoticity	White	X _W		0.26	0.31	0.36		Note 8-5
Chromaticity	vville	yw		0.29	0.34	0.39		INULE 0-3

8.2 Basic Measure Conditions

(1) Driving voltage

VCC= 3 V


(2) Ambient Temperature: Ta=25°C

(3) Testing Point: Measure in the display center point and the test angle $\theta = 0^{\circ}$

(4) LED Current: I_F=23mA.

(5) Testing Facility

Environmental illumination: ≤ 1 Lux




Page: 19/25

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




Note 8-1: Viewing angle diagrams:



Note 8-2: Contrast Ratio:

Contrast ratio is measured in optimum common electrode voltage.

Note 8-3: Definition of response time:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 20/25





Note 8-4: Luminance:

Test Point: Display Center

Note 8-5: Chromaticity: The same test condition as Note 8-4.



9. RELIABILITY

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40℃, 95% RH, 240hrs
3	Low Temperature Operation	Ta=-10°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+80°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta=-30℃, 240hrs
	Thermal Charle (new exertion)	-30°C ←→80°C, 50 cycles
6	Thermal Shock (non-operation)	30 min 30 min
		C=150pF, R=330Ω;
7	Surface Discharge (non-operation)	Discharge: Air: ±15kV; Contact: ±8kV
		5 times / Point; 5 Points / Panel
		Frequency: 10~55Hz; Amplitude: 1.5mm
8	Vibration (non-operation)	Sweep Time: 11min
		Test Time: 2 hrs for each direction of X, Y, Z
9	Shock (non operation)	Acceleration: 100G; Period: 6ms
9	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Twice

^{*} Ta: Ambient Temperature

Page: 22/25



10. HANDLING CAUTIONS

10.1 ESD (Electrical Static Discharge) Strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommend ESD strategy

- (1) In handling LCD panel, please wear non-charged material gloves. And the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- (2) The machine and working table for the panel should have ESD prohibition strategy.
- (3) In handling the panel, ionize flowing decrease the charge in the environment is necessary.
- (4) In the process of assembly the module, shield case should connect to the ground.

10.2 Environment

- (1) Working environment of the panel should in the clean room.
- (2) The front polarizer is easy damaged, handle it carefully and do not scratch it by sharp material.
- (3) Panel has polarizer protective film in the surface please remove the protection film of polarizer slowly with ionized air to prevent the electrostatic discharge.

10.3 Others


- (1) Turn off the power supply before connecting and disconnecting signal input cable.
- (2) The connection area of FPC and panel is very weak, do not handle panel only by FPC or bend FPC.
- (3) Water drop on the surface or condensation as panel power on will corrode panel electrode.
- (4) As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- (5) When the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hand cleanly by water and soap as soon as possible.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 23/25




11. MECHANICAL DRAWING



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



12. PACKING DRAWING



- 2.0" module (TD020THEG1) delivery packing method
- (1). Module packed into tray cavity (with Module display face down).
- (2). Tray stacking with 20 layers and with 1 empty tray above the stacking tray unit. 2pcs desiccant put above the empty tray
- (3). Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- (4). Put 1pc cardboard inside the carton bottom, and then pack the package unit into the carton. Put 1pc cardboard above the package unit.
- (5). Carton tapping with adhesive tape

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 25/25