

Abstraction in Programming Language	
High-level Language	Level of Abstraction closer to problem domain Provides productivity and portability
Assembly Language	Textual and Symbolic Representation of Instructions
Machine Code (Object Code / Binary)	Binary Bits of Instructions and Data

Abstraction Layers in Computer	
Computer Organisation	Study of internal working, structuring and implementation of a computer system Refers to the level of abstraction above the digital logic level, but below the operating system level
Importance	Hardware and Software affect Performance Need to: build software, purchasing decision, offer "expert" advice
Hardware & Software	Algorithm determines number of source-level statements Language, compiler and architecture determine machine instructions Processor and memory determine how fast instructions are executed
Diagram	<p><b>3. Abstraction Layers (2/3)</b> Hardware/Software Stack in Computer</p>

C Programming Basics	
History	A general-purpose computer programming language developed in 1972 by Dennis Ritchie (1941 – 2011) at Bell Telephone Lab for use with the UNIX operation System
Quick Review	Edit (vim), Compile (gcc), Execute (a.out)
General Form	<p>General form</p> <pre> preprocessor directives main function header {     declaration of variables     executable statements } </pre> <p>"Executable statements" usually consists of 3 parts:</p> <ul style="list-style-type: none"> <li>Input data</li> <li>Computation</li> <li>Output results</li> </ul>

Example	<pre> // Converts distance in miles to kilometres. #include &lt;stdio.h&gt; /* printf, scanf definitions */ #define KMS_PER_MILE 1.609 /* conversion constant */  int main(void) {     float miles; /* input - distance in miles */     kms; /* output - distance in kilometres */      /* Get the distance in miles */     printf("Enter distance in miles: ");     scanf("%f", &amp;miles);      /* Convert the distance to kilometres */     kms = KMS_PER_MILE * miles;      /* Display the distance in kilometres */     printf("That equals %9.2f km.\n", kms);      return 0; } </pre> <p>In C, semi-colon (;) terminates a statement. Curly bracket { } indicates a block. In Python: block is by indentation</p>
---------	---

Von Neumann Architecture	
Inventor	John von Neumann (1903 - 1957)
Description	Describes a computer consisting of a CPU, Memory and I/O Devices
Central Processing Unit (CPU)	Contains Registers and a Control Unit containing an instruction register and program counter and an Arithmetic/Logic Unit (ALU)
Memory	Stores both program and data in Random-Access Memory (RAM)
I/O Devices	Input/Output Devices

Variables		
Description	Data used in a program are stored in variables	
Uses	Identified as a name (identifier), has a data type, contains a value which could be modified, and an address where they are stored in the memory or registers	
Declaration	(attributes) type name( = data);	
Data Types	int	4 bytes [-2^31, 2^31-1]
	float	4 bytes []
	double	8 bytes []
	char	4 bytes [\u00000, \ufffff], in " quotes
Type Strength	C is Strongly Typed: every variable to be declares with a data type Supports implicit type conversions and allows pointer values to be explicitly cast	
Placeholders	Format specifiers for values to be displayed or read	
	%c	char printf / scanf
	%d	int printf / scanf
	%f	float / double printf
	%f	float scanf
	%lf	double scanf
	%e	float / double printf (for scientific notation)
Escape Sequence	Eg. %8.3f: real # (float/double) in width of 8, with 3d.p.	
	\n	New Line Next output on next line
	\t	Horizontal Tab To next tab position in current line
	\"	Double Quote Display a double quote
	%%	Percent Display a percent char %

Assignment	Not just assign, but also return the value of RHS	
Arithmetic Operators	Primary Expr	( ) [ ] . -> expr++ expr--
	Unary	*, &; + -; ++expr --expr; (typecast);
	Binary	*, / %; + -; < > <= >=; == !=; &&;
	Ternary Opr	cond ? (exprTrue) : (exprFalse)
	Assignment	=, +=, -=, *=, /=, %=
Relational Operation	< less than	> more than
	<= < or equal to	>= > or equal to
Logical Opr	&& and	or
	!	not

Syntax of C	
#include <?.h>	Import package with .h extension stdio.h: use standard input/output functions math.h: use mathematical functions (compile with -lm in sunfire) string.h: use string functions
#define name value	Non-modifiable Assignment of the Program
sys.getsizeof(type)	Returns number of bytes for the data type
stdio.scanf/stdin.scanf	Returns input from terminal through stdin
stdio.printf/stdout.printf	Print to terminal through stdout
&(variable name)	Returns address of the memory cell where variable is stored
%p	Format specifier for pointers (hexadecimal)
type *a_ptr	Declare a pointer as a_ptr
*a_ptr	Indirection operator (dereferencing), get value of pointed variable in memory address
if (condition) { } else { }	Execute if block where condition is TRUE Execute else block where condition is FALSE
switch (variable / expression) { case value: default value: }	Execute case block whose value that matches the variable / expression input and cases below Execute default block when no case value matches variable / expression input
for (init, cond, step) { }	Execute block if condition is TRUE, with initial values init, execute step at end of loop, Loop
while (cond) { }	Execute block if condition is TRUE, Loop
do { } while (cond)	Execute do block, then loop if condition is TRUE
break	Immediately exit inner-most loop
continue	Skip to next iteration of inner-most loop

Data Representation and Number System			
Bits	The 0's and 1's	Nibble	4 bits (rarely used now)
Byte	8 bits	Word	Multiple of bytes
Value Range	N bits can represent up to 2 <sup>N</sup> values		
Bits required	To represent M values, ceil(log <sub>2</sub> M) bits required		
Decimal Number System	Weighted-positional number system (position within the number holds a specific value) Base (aka Radix) is 10 Symbols/Digits = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 }		
Binary (base 2)	Octal (base 8)	Hexadecimal (base 16)	{0, ..., 9, A, B, C, D, E, F }
Base/Radix R	Weights in powers of R		

In C,	Prefix 0 for Octal	Prefix 0x for Hexadecimal
In QTSpim,	0x for Hexadecimal	
In Verilog,	8'b for 8-bit Binary	8'h for 8-bit Binary in Hexadecimal
Least Significant Bit	Smallest value digit in weight-positional system	
Most Significant Bit	Largest value digit in weight-positional system	
Base-R to Decimal	$abc.d_{\text{R}} = a\text{R}^2 + b\text{R}^1 + c\text{R}^0 + d\text{R}^{-1} + e\text{R}^{-2}$	
Decimal to Base-R	For whole number: Successive Division by R till 0, remainder form the number, with first remainder is LSB and the last Remainder is MSB	
	For fractional number: Repeated Multiplication by R till 0, the carried digits / carries, form the number, with the first carry as MSB and the last carry as LSB	
Base-R to Base-R <sup>n</sup>	For n < 0, convert each bit to  n  bits For n > 1, partition n bits then convert to 1 bit	
ASCII	1 byte, 7 bits and 1 parity bit, represents characters	
Unicode	1/2/4 bytes denoted as UTF-8, UTF-16, UTF-32	
Unsigned Numbers	Only non-negative values	
Signed Numbers	Includes positive and negative values	
Sign-and-Magnitude	1-bit sign (0: +, 1: -) and N-bit magnitude format	
1s-Complement	Given x as n-bit binary number, negated value can be found as $-x = 2^n - x - 1$ Negate: invert all bits Range for n bits: $-(2^{n-1} - 1)$ to $2^{n-1} - 1$	
	Addition: Binary addition, add carry, watch for overflow (Result if opposite sign of A and B) Subtraction: $A - B = A + (-B)$ , watch for underflow	
2s-Complement	Given x as n-bit binary number, negated value can be found as $-x = 2^n - x$ Negate: invert all bits, then add 1 Range for n bits: $-2^{n-1}$ to $2^{n-1} - 1$	
	Addition: Binary addition, ignore carry, watch for overflow (Different 'carry in' & 'carry out' of MSB) Subtraction: $A - B = A + (-B)$ , watch for underflow	
Complement on Fractions	Same idea as Whole Numbers	
Excess-N Representation	0 starts at -N	
Fixed-Point Representation	Split # to whole and fractional parts	
Floating-Point Representation	Allow very large & very small numbers	
IEEE 754 Floating-Point Rep	Base is assumed to be 2	
Single-precision (32 bits): 1-bit sign, 8-bit exponent with bias 127 (excess-127), 23-bit mantissa		
Double-precision (64 bits): 1-bit sign, 11-bit exponent with bias 1023 (excess-1023), 52-bit mantissa		
mantissa	Normalised with an implicit leading bit 1 ie $110.1_2$ normalised to $1.101_2 \times 2^2$ , only 101 is stored in first 3 digits of mantissa field	
exponent	Exponent used to normalise, plus excess	

Pointers and Functions	
Pointers	Allow direct manipulation of memory contents Retrieve address with & operator %p format specifier

Bit manipulation operators (in C)	Allows efficient bitwise operations
Incrementing pointer	<code>a_ptr++</code> causes <code>a_ptr</code> to increase by word length, standardise to 4 bytes
Using math library	<code>gcc -lm</code> flag: link to Math Library on compile
Define functions	Format: <code>modifiers type name(params) { body }</code>
Pass-by-value	Actual params are passed to formal params ie function takes in the value instead of the variable pointer / variable in the memory
Scope Rule (function)	Formal / Function params, local to function Vars declares in function, local to function Local params and var only accessible within functions
Function Call	When function is called, an activation record is created in the call stack and memory is allocated for the local params and vars of the function When function is done, the activation record is removed, and memory allocated for the local params and vars is released
	Refers to local params and vars of a function that exist in memory only during the execution of the function
Static Variables	Exists in the memory even after the function is executed
Function prototype	Param names not required, tells compiler the existence of the function for memory allocation, functions may be properly declared later

Arrays, Strings and Structures	
Collection of Data	Grouping of data in a logical / organised representations for ease of manipulation
Arrays	Homogeneous collection of data ie fixed element types, declared with element type, name and size, elements are accessed through indexing from 0
Array Initialization	Arrays can be init at declaration Correct: <code>int a[1] = {1};</code> incorrect: <code>int a[1]; a = {1};</code>
Array pointer	Points to the first element of the array
Array name	Is a fixed pointer, points to the first element of the array, cannot be altered
String	Array of characters with null character '\0' at the end of the array ('\0' automatically added)
<code>fgets(str, size, stdin)</code>	Reads size - 1 char or until newline from stdin to str, may read in newline character (to replace with '\0' if necessary)
<code>puts(str)</code>	Print str to stdout, terminates with newline
String functions	<code>strlen(s)</code> : length of s <code>strcmp(s1, s2)</code> : compare ASCII values of characters in strings s1 and s2, returns -ve int if $s1 < s2$ , +ve int if $s1 > s2$ , 0 if $s1 == s2$ (lexicographically) <code>strncmp(s1, s2, n)</code> : compares first n chars of s2 and s1

	<code>strcpy(s1, s2)</code> : copy s2 into s1 <code>strncpy(s1, s2, n)</code> : copy first n chars from s2 to s1
Importance of '\0' in Strings	Ensure no illegal access of memory String functions use '\0' as terminating char
Structures	Grouping of heterogeneous members (may be varying types)
Struct Initialization	<code>typedef struct { var declarations; } structName;</code>
Access members of Structure Variable	Use dot (.) variable ie <code>struct.member</code> ;
Passing Structure into Function	Separate copy of variable is made, local to the function and so the original variable will not be modified Use pointer if original variable should be modified
Arrow operator (->)	<code>a_ptr-&gt;name</code> equivalent to <code>(*a_ptr).name</code> Note that . (dot) has higher precedence than *, so the brackets are necessary

MIPS			
Instruction Set Architecture (ISA)	Abstraction on the interface between hardware and low-level software, includes everything programmers need to know to make the machine code work correctly Allow many implementations of varying cost and performance to run identical software		
		Machine Code	Assembly Lang
Machine Code vs Assembly Language	Instruction	Binary	Human Readable
	Code	Hard & tedious	Easier to write; symbolic ver of machine code
	1000 1100 1010 000 <- ASSEMBLER <- add A, B		
		May be in hexadecimal	Pseudo-instructions
Performance	Only real instructions are counted		
Syntactic Sugar	Pseudo-instructions, translation scheme from a language to the same language, for commonly used actions / instructions		
Code Translation	(C code) gcc'ed to (Assembly code) assembled to (Machine code/binary code)		
Components to MIPS	Processor: Performs Computation Memory Storage of code and data Bus: Bridge between Processor and Memory		
Step by Step (Considerations)	Code and Data reside in memory, sent to CPU for computation in ALU through the bus Mem access is slow, so CPU temporarily store values in registers (Require loading (Mem to Reg) and storing (Reg to Mem) of data through the bus) Fast Reg-to-(Reg/Constant) Arithmetic Execution Sequence with control flow, PC Reg determines address of next instruction		
Registers	Limited in number (16 - 32), 32-bits, no data type (trust the assembler that the values are correct)		

MIPS Instructions	
Byte vs Word Addressing	Byte Addressing: increments by 1 byte (8-bits) Word Addressing: increments by 2 <sup>n</sup> bytes
MIPS Addressing	Follows Byte Addressing
MIPS Instructions	32-bit size, sequential
Program Counter	Special Register that keeps address of instruction being / to be executed
Magic Number 32	32 registers each 32-bits, word 32-bits, memory address 32-bits
Addressing Modes	Register, Immediate, Base/Displacement (lw, sw), PC-relative (beq/bne), Pseudo-direct (j)
Variable Mapping	Maps variables to their respective registers
Load / Store	Load: Mem to Reg, Store: Reg to Mem
Shift Left/Right Logical	sll n: multiply 2 <sup>n</sup> , srl n: divide 2 <sup>n</sup> ; filled with 0's
Logical Operations	bitwise (i'th bit opr i'th bit)
NOT instruction	a NOR a = NOT a / a XOR 1's = NOT a
Label	Points to an instruction
beq / bne instruction	beq: go-to L if rs == rt, bne: go-to L if rs != rt
j instruction	Jump to Label unconditionally
Block Boundary	Due to use of first 4-bits from PC, we can only jump within a 256MB block
slt instruction	slt rd, rs, rt: rd = (rs < rt) ? 1 : 0
lui instruction	Set upper 16 bits to imm, lower 16 bits to 0's
Loading 32-bit constant	lui 16 mbs, then ori {16{0's}, immediate}
Tip*	REFER TO GREEN CARD
Tip**	n{bit}: repeat bit n times
Reading Modified values ie SignExtImm	value[i]: i'th bit of value value[i:j]: i'th to j'th bits of value

Instruction Set Architecture (ISA)	
Complex Instruction Set Computer (CISC) Eg. x86-32 (IA32)	Single instruction performs complex operation Smaller program size as memory was premium Complex implementation, no room for hardware optimization
Reduced Instruction Set Computer (RISC) Eg. MIPS, ARM	Keep instruction set small and simple, makes it easier to build/optmise hardware Burden on software to combine simpler operations to implement high-level language statements
5 Concepts in ISA Design	1. Data Storage 2. Memory Addressing Modes 3. Operations in Instruction Set 4. Instruction Formats 5. Encoding the Instruction Set
Data Storage	
Architecture	Storage Architecture General Purpose Register Architecture

Considerations	In von Neumann Architecture, Data (operands) are stored in memory Concerns: Where to store operands, results, specification																				
Stack Architecture	Operands are implicitly on top of the stack																				
Accumulator Architecture	One operand is implicitly in the accumulator (a special register) Eg. IBM 701, DEC PDP-8																				
General Purpose Register (GPR) Architecture	Only explicit operands Register-memory Architecture (One operand in memory) Eg. Motorola 6800, Intel 80386 Register-register (or load-store) Architecture Eg. MIPS, DEC Alpha																				
Memory-memory Architecture	All operands in memory Eg. DEC VAX																				
Visual Diagram	<div>3.1 Storage Architecture: Example</div> <table><thead><tr><th>Stack</th><th>Accumulator</th><th>Register (load-store)</th><th>Memory-Memory</th></tr></thead><tbody><tr><td>Push A</td><td>Load A</td><td>Load R1, A</td><td>Add C, A, B</td></tr><tr><td>Push B</td><td>Add B</td><td>Load R2, B</td><td></td></tr><tr><td>Add</td><td>Store C</td><td>Add R3, R1, R2</td><td></td></tr><tr><td>Pop C</td><td></td><td>Store R3, C</td><td></td></tr></tbody></table> <div></div>	Stack	Accumulator	Register (load-store)	Memory-Memory	Push A	Load A	Load R1, A	Add C, A, B	Push B	Add B	Load R2, B		Add	Store C	Add R3, R1, R2		Pop C		Store R3, C	
Stack	Accumulator	Register (load-store)	Memory-Memory																		
Push A	Load A	Load R1, A	Add C, A, B																		
Push B	Add B	Load R2, B																			
Add	Store C	Add R3, R1, R2																			
Pop C		Store R3, C																			
Real Life Application	General-Purpose Register (GPR) is most common RISC typically use Register-Register (Load/Store) CISC use a mixture of Register-Register and Register-Memory																				
Memory Addressing Mode																					
Addressing Mode	Ways to specify an operand in an assembly language																				
Concept	Memory Location and Addresses, Addressing Modes																				
Size	Given k-bit address, address space is of size 2 <sup>k</sup>																				
Memory Transfer	Consists of one word of n bits																				
Memory Address Register	Register containing Memory Address of interest via a k-bit address bus																				
Memory Data Register	Register holding the value to load or store to Memory via a n-bit data bus																				
Control lines	Within the bus, controls data movement (to/fro)																				
Endianness	The relative ordering of the bytes in a multiple-byte word stored in memory																				
Big-endian	Most Significant Byte stored in lowest address Eg. IBM 360/370, Motorola 68000, SPARC MIPS (Silicon Graphics): implementation specific																				

Little-endian	Least Significant Byte stored in lowest address Eg. Intel 80x86, DEC VAX, DEC Alpha Online MIPS interpreter: little-endian																																				
Addressing Modes in MIPS	Register: Operand in register Immediate: Operand specified in instruction directly Displacement: Operand in memory with address calculated as Base + Offset																																				
Others	<div>3.2 Addressing Modes: Others</div> <table><thead><tr><th>Addressing mode</th><th>Example</th><th>Meaning</th></tr></thead><tbody><tr><td>Register</td><td>Add R4, R3</td><td><math>R4 \leftarrow R4 + R3</math></td></tr><tr><td>Immediate</td><td>Add R4, #3</td><td><math>R4 \leftarrow R4 + 3</math></td></tr><tr><td>Displacement</td><td>Add R4, 100(R1)</td><td><math>R4 \leftarrow R4 + Mem[100 + R1]</math></td></tr><tr><td>Register indirect</td><td>Add R4, (R1)</td><td><math>R4 \leftarrow R4 + Mem[R1]</math></td></tr><tr><td>Indexed / Base</td><td>Add R3, (R1+R2)</td><td><math>R3 \leftarrow R3 + Mem[R1 + R2]</math></td></tr><tr><td>Direct or absolute</td><td>Add R1, (1001)</td><td><math>R1 \leftarrow R1 + Mem[1001]</math></td></tr><tr><td>Memory indirect</td><td>Add R1, @(R3)</td><td><math>R1 \leftarrow R1 + Mem[Mem[R3]]</math></td></tr><tr><td>Auto-increment</td><td>Add R1, (R2)+</td><td><math>R1 \leftarrow R1 + Mem[R2]; R2 \leftarrow R2 + d</math></td></tr><tr><td>Auto-decrement</td><td>Add R1, -(R2)</td><td><math>R2 \leftarrow R2 - d; R1 \leftarrow R1 + Mem[R2]</math></td></tr><tr><td>Scaled</td><td>Add R1, 100(R2)/R3</td><td><math>R1 \leftarrow R1 + Mem[100 + R2 + R3 \cdot d]</math></td></tr></tbody></table>	Addressing mode	Example	Meaning	Register	Add R4, R3	$R4 \leftarrow R4 + R3$	Immediate	Add R4, #3	$R4 \leftarrow R4 + 3$	Displacement	Add R4, 100(R1)	$R4 \leftarrow R4 + Mem[100 + R1]$	Register indirect	Add R4, (R1)	$R4 \leftarrow R4 + Mem[R1]$	Indexed / Base	Add R3, (R1+R2)	$R3 \leftarrow R3 + Mem[R1 + R2]$	Direct or absolute	Add R1, (1001)	$R1 \leftarrow R1 + Mem[1001]$	Memory indirect	Add R1, @(R3)	$R1 \leftarrow R1 + Mem[Mem[R3]]$	Auto-increment	Add R1, (R2)+	$R1 \leftarrow R1 + Mem[R2]; R2 \leftarrow R2 + d$	Auto-decrement	Add R1, -(R2)	$R2 \leftarrow R2 - d; R1 \leftarrow R1 + Mem[R2]$	Scaled	Add R1, 100(R2)/R3	$R1 \leftarrow R1 + Mem[100 + R2 + R3 \cdot d]$			
Addressing mode	Example	Meaning																																			
Register	Add R4, R3	$R4 \leftarrow R4 + R3$																																			
Immediate	Add R4, #3	$R4 \leftarrow R4 + 3$																																			
Displacement	Add R4, 100(R1)	$R4 \leftarrow R4 + Mem[100 + R1]$																																			
Register indirect	Add R4, (R1)	$R4 \leftarrow R4 + Mem[R1]$																																			
Indexed / Base	Add R3, (R1+R2)	$R3 \leftarrow R3 + Mem[R1 + R2]$																																			
Direct or absolute	Add R1, (1001)	$R1 \leftarrow R1 + Mem[1001]$																																			
Memory indirect	Add R1, @(R3)	$R1 \leftarrow R1 + Mem[Mem[R3]]$																																			
Auto-increment	Add R1, (R2)+	$R1 \leftarrow R1 + Mem[R2]; R2 \leftarrow R2 + d$																																			
Auto-decrement	Add R1, -(R2)	$R2 \leftarrow R2 - d; R1 \leftarrow R1 + Mem[R2]$																																			
Scaled	Add R1, 100(R2)/R3	$R1 \leftarrow R1 + Mem[100 + R2 + R3 \cdot d]$																																			
Operations in Instructions Set																																					
Concept	Standard Operations in Instruction Set Frequently Used Instructions																																				
Examples	<div>3.3 Standard Operations</div> <table><tbody><tr><td><b>Data Movement</b></td><td>load (from memory) store (to memory) memory-to-memory move register-to-register move input (from I/O device) output (to I/O device) push, pop (to/from stack)</td></tr><tr><td><b>Arithmetic</b></td><td>Integer (binary + decimal) or FP add, subtract, multiply, divide</td></tr><tr><td><b>Shift</b></td><td>shift left/right, rotate left/right</td></tr><tr><td><b>Logical</b></td><td>not, and, or, set, clear</td></tr><tr><td><b>Control flow</b></td><td>Jump (unconditional), Branch (conditional)</td></tr><tr><td><b>Subroutine Linkage</b></td><td>call, return</td></tr><tr><td><b>Interrupt</b></td><td>trap, return</td></tr><tr><td><b>Synchronisation</b></td><td>test &amp; set (atomic r-m-w)</td></tr><tr><td><b>String</b></td><td>search, move, compare</td></tr><tr><td><b>Graphics</b></td><td>pixel and vertex operations, compression/decompression</td></tr></tbody></table> <div>NOTE: Synchronisation is used for multi-thread or multi-core operations. Graphics now common in x86 (e.g., intel iris, etc.)</div>	<b>Data Movement</b>	load (from memory) store (to memory) memory-to-memory move register-to-register move input (from I/O device) output (to I/O device) push, pop (to/from stack)	<b>Arithmetic</b>	Integer (binary + decimal) or FP add, subtract, multiply, divide	<b>Shift</b>	shift left/right, rotate left/right	<b>Logical</b>	not, and, or, set, clear	<b>Control flow</b>	Jump (unconditional), Branch (conditional)	<b>Subroutine Linkage</b>	call, return	<b>Interrupt</b>	trap, return	<b>Synchronisation</b>	test & set (atomic r-m-w)	<b>String</b>	search, move, compare	<b>Graphics</b>	pixel and vertex operations, compression/decompression																
<b>Data Movement</b>	load (from memory) store (to memory) memory-to-memory move register-to-register move input (from I/O device) output (to I/O device) push, pop (to/from stack)																																				
<b>Arithmetic</b>	Integer (binary + decimal) or FP add, subtract, multiply, divide																																				
<b>Shift</b>	shift left/right, rotate left/right																																				
<b>Logical</b>	not, and, or, set, clear																																				
<b>Control flow</b>	Jump (unconditional), Branch (conditional)																																				
<b>Subroutine Linkage</b>	call, return																																				
<b>Interrupt</b>	trap, return																																				
<b>Synchronisation</b>	test & set (atomic r-m-w)																																				
<b>String</b>	search, move, compare																																				
<b>Graphics</b>	pixel and vertex operations, compression/decompression																																				
Consideration (Frequency)	<div>3.3 Frequently Used Instructions</div> <table><thead><tr><th>Rank</th><th>Integer Instructions</th><th>Average %</th></tr></thead><tbody><tr><td>1</td><td>Load</td><td>22%</td></tr><tr><td>2</td><td>Conditional Branch</td><td>20%</td></tr><tr><td>3</td><td>Compare</td><td>16%</td></tr><tr><td>4</td><td>Store</td><td>12%</td></tr><tr><td>5</td><td>Add</td><td>8%</td></tr><tr><td>6</td><td>Bitwise AND</td><td>6%</td></tr><tr><td>7</td><td>Sub</td><td>5%</td></tr><tr><td>8</td><td>Move register to register</td><td>4%</td></tr><tr><td>9</td><td>Procedure call</td><td>1%</td></tr><tr><td>10</td><td>Return</td><td>1%</td></tr><tr><td colspan="2">Total</td><td>96%</td></tr></tbody></table> <div>Make these instructions fast! Amdahl's law – make the common cases fast!</div> <div>NOTE: To briefly see the benefit, consider that we managed to decrease the time needed to compute the first 4 operations by 50% (i.e., time slashed by 2) at the expense that the rest are slower (e.g., time increase by 50%). Then if the total time originally: <math>T = (0.7 \cdot t) + (0.3 \cdot t)</math> After the improvement, the total time will be: <math>T = (0.35 \cdot t) + (0.45 \cdot t)</math> <math>T = (0.80 \cdot t)</math> Which is still an improvement.  In practice, typically there is no (or only slight) increase in the rest when we made improvement to some.</div>	Rank	Integer Instructions	Average %	1	Load	22%	2	Conditional Branch	20%	3	Compare	16%	4	Store	12%	5	Add	8%	6	Bitwise AND	6%	7	Sub	5%	8	Move register to register	4%	9	Procedure call	1%	10	Return	1%	Total		96%
Rank	Integer Instructions	Average %																																			
1	Load	22%																																			
2	Conditional Branch	20%																																			
3	Compare	16%																																			
4	Store	12%																																			
5	Add	8%																																			
6	Bitwise AND	6%																																			
7	Sub	5%																																			
8	Move register to register	4%																																			
9	Procedure call	1%																																			
10	Return	1%																																			
Total		96%																																			

Instruction Formats				
Concept	Instruction Length Instruction Fields (Type & Size of Operands)			
Instruction Length	Variable Length, Fixed-length, Hybrid			
Variable-Length	Intel 80x86: Instructions vary from 1 to 17 bytes long Digital VAX: Instructions vary from 1 to 54 bytes long Require multi-step fetch and decode Allow for a more flexible (but complex) and compact instruction set			
Fixed-Length	Used in most RISC (Reduced Instruction Set Computer) MIPS, PowerPC: Instructions are 4 bytes long Allow for easy fetch and decode Simplify pipelining and parallelism Instruction bits are scarce			
Hybrid	A mix of variable-length and fixed-length instructions			
Consists of	Opcode: Unique code to specify the desired operation Operand: zero or more additional information needed for the operation			
Designation	Operation designates the type and size of the operands			
Typical Type and Size	Character	8 bits	Half-Word	16 bits
	Word	32 bits		
	Single-Precision Floating Point			1 word
	Double-Precision Floating Point			2 words
32-bit Architecture	Support for 8-, 16- and 32-bit integer, and 32-bit and 64-bit floating point operations. 64-bit architecture would need to support 64-bit integers as well			
Encoding the Instruction Set				
Concept	Instruction Encoding Encoding for Fixed-Length Instructions			
Premise	How are instructions represented in binary format for execution by the processor?			
Issues	Code size, speed/performance, design complexity			
Things to decide	# of registers, # of addressing modes, # of operands in an instruction			
Considerations	Different competing forces: Have many registers and addressing modes Reduce code size Have instruction length that is easy to handle (fixed-length instructions are easier to handle)			
Encoding Choices	3 Encoding Choices: Variable, Fixed, Hybrid See: Instruction Formats			
Expanding Opcode Scheme	Opcode with variable lengths for different instructions A good way to maximize the instruction bits			
Differentiating Opcodes	Specify opcodes for specific lengths of instructions Maximum: maximise longest opcode Minimum: maximise shortest opcode			

The Processor: Datapath & Control	
Datapath	Collection of components that process data

	Performs the arithmetic, logical and memory operations																												
Control	Tells the datapath, memory and I/O devices what to do according to program instructions																												
Instruction Execution Cycle	<h3>3. Instruction Execution Cycle (Basic)</h3> <div><div><pre>graph TD; A[Instruction Fetch] --&gt; B[Instruction Decode]; B --&gt; C[Operand Fetch]; C --&gt; D[Execute]; D --&gt; E[Result Write]; E -- "Next Instruction" --&gt; A;</pre></div><div><ol style="list-style-type: none"><li><b>Fetch:</b><ul style="list-style-type: none"><li>Get instruction from memory</li><li>Address is in Program Counter (PC) Register</li></ul></li><li><b>Decode:</b><ul style="list-style-type: none"><li>Find out the operation required</li></ul></li><li><b>Operand Fetch:</b><ul style="list-style-type: none"><li>Get operand(s) needed for operation</li></ul></li><li><b>Execute:</b><ul style="list-style-type: none"><li>Perform the required operation</li></ul></li><li><b>Result Write (Store):</b><ul style="list-style-type: none"><li>Store the result of the operation</li></ul></li></ol></div></div>																												
MIPS Instruction Execution	<table><tr><td></td><td>add \$rd, \$rs, \$rt</td><td>lw \$rt, ofst(\$rs)</td><td>beq \$rs, \$rt, ofst</td></tr><tr><td>Fetch</td><td>standard</td><td>standard</td><td>standard</td></tr><tr><td>Decode</td><td>◦ Read [\$rs] as opr1</td><td>◦ Read [\$rs] as opr1</td><td>◦ Read [\$rs] as opr1</td></tr><tr><td>Operand Fetch</td><td>◦ Read [\$rt] as opr2</td><td>◦ Use ofst as opr2</td><td>◦ Read [\$rt] as opr2</td></tr><tr><td>ALU</td><td>Result = opr1 + opr2</td><td>MemAddr = opr1 + opr2</td><td>Taken = (opr1 == opr2)? Target = (PC+4) + ofst-4</td></tr><tr><td>Memory Access</td><td></td><td>Use MemAddr to read from memory</td><td></td></tr><tr><td>Result Write</td><td>Result stored in \$rd</td><td>Memory data stored in \$rt</td><td>If (Taken) PC = Target</td></tr></table>		add \$rd, \$rs, \$rt	lw \$rt, ofst(\$rs)	beq \$rs, \$rt, ofst	Fetch	standard	standard	standard	Decode	◦ Read [\$rs] as opr1	◦ Read [\$rs] as opr1	◦ Read [\$rs] as opr1	Operand Fetch	◦ Read [\$rt] as opr2	◦ Use ofst as opr2	◦ Read [\$rt] as opr2	ALU	Result = opr1 + opr2	MemAddr = opr1 + opr2	Taken = (opr1 == opr2)? Target = (PC+4) + ofst-4	Memory Access		Use MemAddr to read from memory		Result Write	Result stored in \$rd	Memory data stored in \$rt	If (Taken) PC = Target
	add \$rd, \$rs, \$rt	lw \$rt, ofst(\$rs)	beq \$rs, \$rt, ofst																										
Fetch	standard	standard	standard																										
Decode	◦ Read [\$rs] as opr1	◦ Read [\$rs] as opr1	◦ Read [\$rs] as opr1																										
Operand Fetch	◦ Read [\$rt] as opr2	◦ Use ofst as opr2	◦ Read [\$rt] as opr2																										
ALU	Result = opr1 + opr2	MemAddr = opr1 + opr2	Taken = (opr1 == opr2)? Target = (PC+4) + ofst-4																										
Memory Access		Use MemAddr to read from memory																											
Result Write	Result stored in \$rd	Memory data stored in \$rt	If (Taken) PC = Target																										
Clocking	<p>Instruction Execution:</p> <ul style="list-style-type: none"><li>- Read contents of one or more storage elements</li><li>- Perform computation through some combinational logic</li><li>- Write results to one or more storage elements</li></ul> <p>All done within a clock period</p> <div><p>Don't want to read a storage element when it is being written.</p></div>																												
Single Cycle	All instructions take as much time as the slowest one																												
Multicycle	<p>Execute Steps: Fetch, Decode, ALU, Mem R/W, Reg Write</p> <p>Each execution step takes one clock cycle, giving much shorter cycle time, ie, clock frequency is much higher</p> <p>Instructions take variable number of clock cycles to complete execution</p>																												
Pipelining	<p>Break instructions into execution steps, one per clock cycle</p> <p>Allow different instructions to be in different execution steps simultaneously</p>																												

Element: Adder	<h3>5.1 Element: Adder</h3> <ul style="list-style-type: none"> <li>Combinational logic to implement the addition of two numbers</li> <li><b>Inputs:</b> <ul style="list-style-type: none"> <li>Two 32-bit numbers A, B</li> </ul> </li> <li><b>Output:</b> <ul style="list-style-type: none"> <li>Sum of the input numbers, A + B</li> </ul> </li> </ul>
Element: Multiplexer	<h3>5.2 Multiplexer</h3> <ul style="list-style-type: none"> <li><b>Function:</b> <ul style="list-style-type: none"> <li>Selects one input from multiple input lines</li> </ul> </li> <li><b>Inputs:</b> <ul style="list-style-type: none"> <li>n lines of same width</li> </ul> </li> <li><b>Control:</b> <ul style="list-style-type: none"> <li>m bits where <math>n = 2^m</math></li> </ul> </li> <li><b>Output:</b> <ul style="list-style-type: none"> <li>Select i<sup>th</sup> input line if control = i</li> </ul> </li> </ul> <p>Control=0 → select in<sub>0</sub> to out Control=3 → select in<sub>3</sub> to out</p> <p>As a Function</p> <pre>// 2 input + 1 control + 1 output function mux(in0, in1, ctrl) {   if(!ctrl) {     return in0;   } else {     return in1;   } }</pre> <p>Can be Combined to Form Larger MUX</p> <pre>function mux2(in0, in1, in2, in3, ctrl0, ctrl1) {   return mux(mux(in0, in1, ctrl0),              mux(in2, in3, ctrl1),              ctrl1); }</pre>
Datapath	
Fetch Stage	<p>Use Program Counter (PC) to fetch the instruction from memory, PC is implemented as a special register in the processor</p> <p>Increment the PC by 4 to get the address of the next instruction</p> <p>Output to next stage (Decode): instructions to execute</p>
Fetch Stage (Visualised)	<h3>5.1 Fetch Stage: Block Diagram</h3> <p>A simple adder</p> <p>A register</p> <p>Memory which stores program instructions</p>



### 5.1 Element: Instruction Memory

- Storage element for the instructions
- It is a **sequential circuit** (to be covered later)
- Has an internal state that stores information
- Clock signal is assumed and not shown

Supply instruction given the address

- Given instruction address M as input, the memory outputs the content at address M
- Conceptual diagram of the memory layout is given on the right →

Instruction Address

Instruction

Memory

As a Function

```
function IM(addr) {
    return Mem[addr];
}
```

### Magic of clock:

- PC is read during the first half of the clock period and it is updated with PC+4 at the **next rising clock edge**

Time

PC

Read address

Instruction memory

PC

100 104 108 112

104 108 112 116

### Decode Stage

Gather data from instruction fields: opcode to determine instruction type and field lengths & data from all necessary registers

Input from previous stage (fetch): instruction to execute

Output to next stage (ALU): Operation and operands

### 5.2 Decode Stage: Summary

Inst[31:0]

Inst[25:21]

Inst[20:16]

Inst[15:11]

Inst[15:0]

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

RegDst

RegWrite

Sign Extend

ALUSrc

Operand 1

Operand 2

### 5.2 Element: Register File

- A collection of 32 registers:
  - Each 32-bit wide; can be read/written by specifying register number
  - Read at most two registers per instruction
  - Write at most one register per instruction
- RegWrite** is a control signal to indicate:
  - Writing of register
  - 1(True) = Write, 0(False) = No Write

Register numbers

Data

RegWrite

As a Function

```
// Decode Stage
function RegRead(RR1, RR2) {
    return [Reg[RR1], Reg[RR2]];
}

// Writeback Stage
function RegWrite(RR, RD, RegWrite) {
    if (RegWrite) {
        Reg[RR] = RD;
    }
}
```

### 5.2 Decode Stage: R-Format Instruction

**add \$8, \$9, \$10**

Notation: Inst[Y:X] = bits X to Y in instruction

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

RegWrite

Result to be stored into register \$8 (produced by later stage)

### 5.2 Decode Stage: Choice in Destination

**addi \$21, \$22, -50**

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

RegDst

RegWrite

Solution (Write Reg. No.): Use a **multiplexer** to choose the correct write register number based on instruction type

### 5.2 Decode Stage: Load Word Instruction

**lw \$21, -50(\$22)**

Do we need any modification?

Read register 1

Read data 1

Read register 2

Read data 2

Write register

Write data

RegDst

RegWrite

Sign Extend

ALUSrc

### ALU Stage

ALU: Arithmetic-Logic Unit aka Execution stage

Performs the real work for most instructions

- Arithmetic (add, sub), Shifting (sll), Logical (and, or)
- Memory operation (lw, sw): Address calculation
- Branch operation (bne, beq): Perform register comparison and target address calculation

Input from previous stage (Decode): Operations & Operands

Output to next stage (Memory): Calculation Result

### ALU Stage (Visualised)

**add \$8, \$9, \$10**

PC

Add

Left Shift 2-bit

PCSrc

Inst[25:21]

Read register 1

Read data 1

Inst[20:16]

Read register 2

Read data 2

Inst[15:11]

Write register

Write data

RegDst

RegWrite

Sign Extend

ALUSrc

ALUControl

IsZero?

ALU result

**beq \$9, \$0, 3**

### 5.3 Element: Arithmetic Logic Unit

- ALU (Arithmetic Logic Unit)**
  - Combinational logic to implement arithmetic and logical operations
- Inputs:**
  - Two 32-bit numbers
- Control:**
  - 4-bit to decide the particular operation
- Outputs:**
  - Result of arithmetic/logical operation
  - A 1-bit signal to indicate whether result is zero

ALUControl	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	sll
1100	NOR

### 5.3 ALU Stage: Non-Branch Instructions

- We can handle non-branch instructions easily:

**add \$8, \$9, \$10**

Inst[25:21]

Read register 1

Read data 1

Inst[20:16]

Read register 2

Read data 2

Inst[15:11]

Write register

Write data

RegDst

RegWrite

Sign Extend

ALUSrc

ALUControl

IsZero?

ALU result

Set using opcode + funct field (more in next lecture)

### Branch Instructions

**Branch Outcome:**

- ALU compare registers
- Output: 1-bit "isZero?" signal to handle equal/not equal check

**Branch Target Address:**

- Introduce additional logic to calculate the address
- Need PC (from Fetch) & Offset (from Decode)

### Memory Stage

**Instruction Memory Access Stage:** Only for load and store instructions

- Use Memory Address calculated by ALU Stage
- Read from or write to data memory

Input from previous stage (ALU): Computation result to be used as memory address (if applicable)

Output to next stage (Register Write): Result to be stored

### 5.4 Memory Stage: Non-Memory Inst.

- Add a multiplexer to choose the result to be stored

### 5.4 Element: Data Memory

- Storage element for the data of a program
- Inputs:**
  - Memory Address
  - Data to be written (Write Data) for store instructions
- Control:**
  - Read and Write controls; only one can be asserted at any point of time
- Output:**
  - Data read from memory (Read Data) for load instructions

```

As a Function
function DataMem(addr, rd, wr, mem) {
  if (wr) {
    Mem[addr] = rd;
  } else if (rd) {
    return Mem[addr];
  }
}

```

Register Write Stage: Most instructions write the result of some computation into a register

- Arithmetic, logical, shifts, loads, set-less-than result
- Need destination register number and computation result

Input from previous stage (Memory): Computation result either from memory or ALU

### 5.5 Register Write Stage: Routing

### 5.5 Register Write Stage: Block Diagram

- Result Write stage has no additional element:
  - Basically just route the correct result into register file
  - The **Write Register** number is generated way back in the Decode Stage

### Complete Datapath

### Idea / Concept

Generate control signals based on instruction to be executed

Design a combinational circuit to generate control signals based on Opcode and possibly Function code

Uses a control unit

### Controlpath (Visualised)

Control Signal	Execution Stage	Purpose
RegDst	Decode/Operand Fetch	Select the destination register number
RegWrite	Decode/Operand Fetch	Enable writing of register
ALUSrc	ALU	Select the 2 <sup>nd</sup> operand for ALU
ALUcontrol	ALU	Select the operation to be performed
MemRead / MemWrite	Memory	Enable reading/writing of data memory
MemToReg	RegWrite	Select the result to be written back to register file
PCSrc	Memory/RegWrite	Select the next PC value

RegDst

False(0): Write Register = Inst[20:16]  
True(1): Write Register = Inst[15:11]

RegWrite

False(0): No register write  
True(1): New value will be written

ALUSrc

False(0): Operand2 = Register Read Data 2  
True(0): Operand2 = SignExt(Inst[15:0])

MemRead

False(0): Not performing memory read access  
True(1): Read memory using Address

MemWrite

False(0): Not performing memory write operation  
True(1): memory[Address] ← Register Read Data 2

MemToReg

True(1): Register Write Data = Memory Read Data  
False(0): Register Write Data = ALU Result

\*SWAPPED

PCSrc

AND gate inputs: branch inst opcode, ALU's "isZero?"  
False(0): Next PC = PC + 4  
True(1): Next PC = SignExt(Inst[15:0]) << 2 + (PC + 4)

4-bit signal from ALU Control: operation to do in ALU

Opcode	ALUop	Instruction Operation	Funct field	ALU action	ALU control	Instruction Type	ALUop
lw	00	load word	XXXXXX	add	0010	lw / sw	00
sw	00	store word	XXXXXX	add	0010	beq	01
beq	01	branch equal	XXXXXX	subtract	0110	R-type	10
R-type	10	add	10 0000	add	0010		
R-type	10	subtract	10 0010	subtract	0110		
R-type	10	AND	10 0100	AND	0000		
R-type	10	OR	10 0101	OR	0001		
R-type	10	set on less than	10 1010	set on less than	0111		

ALUcontrol	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	slt
1100	NOR

Generation of 2-bit ALUop signal will be discussed later

ALUControl

4 control bits are needed:

- Ainvert: 1 to invert input A
- Binvert: 1 to invert input B
- Operation (2-bit): To select one of the 3 results

ALU (1-bit)

	<table><tr><th colspan="3">ALUcontrol</th><th rowspan="2">Function</th></tr><tr><th>Ainvert</th><th>Binvert</th><th>Operation</th></tr><tr><td>0</td><td>0</td><td>00</td><td>AND</td></tr><tr><td>0</td><td>0</td><td>01</td><td>OR</td></tr><tr><td>0</td><td>0</td><td>10</td><td>add</td></tr><tr><td>0</td><td>1</td><td>10</td><td>subtract</td></tr><tr><td>0</td><td>1</td><td>11</td><td>sllt</td></tr><tr><td>1</td><td>1</td><td>00</td><td>NOR</td></tr></table>	ALUcontrol			Function	Ainvert	Binvert	Operation	0	0	00	AND	0	0	01	OR	0	0	10	add	0	1	10	subtract	0	1	11	sllt	1	1	00	NOR																			
ALUcontrol			Function																																																
Ainvert	Binvert	Operation																																																	
0	0	00	AND																																																
0	0	01	OR																																																
0	0	10	add																																																
0	1	10	subtract																																																
0	1	11	sllt																																																
1	1	00	NOR																																																
Multilevel Decoding	<p>Producing ALUcontrol signal with 6-bit Opcode &amp; Function code</p> <p>Use some of the input to reduce cases, then generate the full output</p> <p>Simplify the design process, reduce the size of the main controller, potentially speedup the circuit</p>																																																		
ALUOp	<table><tr><td>2-bit ALUOp signal Uses Opcode to generate</td><td>Instruction Type</td><td>ALUOp</td></tr><tr><td></td><td>lw / sw</td><td>00</td></tr><tr><td></td><td>beq</td><td>01</td></tr><tr><td></td><td>R-type</td><td>10</td></tr></table>	2-bit ALUOp signal Uses Opcode to generate	Instruction Type	ALUOp		lw / sw	00		beq	01		R-type	10																																						
2-bit ALUOp signal Uses Opcode to generate	Instruction Type	ALUOp																																																	
	lw / sw	00																																																	
	beq	01																																																	
	R-type	10																																																	
ALU Control	<p>Uses ALUOp signal and Function code to generate ALUcontrol signal</p>																																																		
Control	<p>Produces Control Signals based on Opcode</p> <p>5. Combinational Circuit Implementation</p> <table><tr><th></th><th>Reg Dst</th><th>ALU Src</th><th>Mem to Reg</th><th>Reg Write</th><th>Mem Read</th><th>Mem Write</th><th>Branch</th><th>ALUop1</th><th>ALUop0</th></tr><tr><td>R-type</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>lw</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>sw</td><td>X</td><td>1</td><td>X</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>beq</td><td>X</td><td>0</td><td>X</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table> <p>Control Signals</p>		Reg Dst	ALU Src	Mem to Reg	Reg Write	Mem Read	Mem Write	Branch	ALUop1	ALUop0	R-type	1	0	0	1	0	0	0	1	0	lw	0	1	1	1	1	0	0	0	0	sw	X	1	X	0	0	1	0	0	0	beq	X	0	X	0	0	0	1	0	1
	Reg Dst	ALU Src	Mem to Reg	Reg Write	Mem Read	Mem Write	Branch	ALUop1	ALUop0																																										
R-type	1	0	0	1	0	0	0	1	0																																										
lw	0	1	1	1	1	0	0	0	0																																										
sw	X	1	X	0	0	1	0	0	0																																										
beq	X	0	X	0	0	0	1	0	1																																										

# MIPS Reference Data

①



## CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	R add	$R[rd] = R[rs] + R[rt]$	(1) 0/20 <sub>hex</sub>
Add Immediate	I addi	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 <sub>hex</sub>
Add Imm. Unsigned	I addiu	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 <sub>hex</sub>
Add Unsigned	R addu	$R[rd] = R[rs] + R[rt]$	0/21 <sub>hex</sub>
And	R and	$R[rd] = R[rs] \& R[rt]$	0/24 <sub>hex</sub>
And Immediate	I andi	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) 9 <sub>hex</sub>
Branch On Equal	I beq	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 <sub>hex</sub>
Branch On Not Equal	I bne	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 <sub>hex</sub>
Jump	J j	PC=JumpAddr	(5) 2 <sub>hex</sub>
Jump And Link	J jal	$R[31] = \text{PC} + 8; \text{PC} = \text{JumpAddr}$	(5) 3 <sub>hex</sub>
Jump Register	J jr	$\text{PC} = R[rs]$	0/08 <sub>hex</sub>
Load Byte Unsigned	I lbu	$R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}]\}(7:0)$	(2) 24 <sub>hex</sub>
Load Halfword Unsigned	I lhu	$R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}]\}(15:0)$	(2) 25 <sub>hex</sub>
Load Linked	I ll	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 <sub>hex</sub>
Load Upper Imm.	I lui	$R[rt] = \{imm, 16'b0\}$	f <sub>hex</sub>
Load Word	I lw	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 <sub>hex</sub>
Nor	R nor	$R[rd] = \sim(R[rs]   R[rt])$	0/27 <sub>hex</sub>
Or	R or	$R[rd] = R[rs]   R[rt]$	0/25 <sub>hex</sub>
Or Immediate	I ori	$R[rt] = R[rs]   \text{ZeroExtImm}$	(3) d <sub>hex</sub>
Set Less Than	R slt	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0/24 <sub>hex</sub>
Set Less Than Imm.	R slti	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	a <sub>hex</sub>
Set Less Than Imm. Unsigned	R sltiu	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	b <sub>hex</sub>
Set Less Than Unsig. sll	R sll	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(2,6) 0/2b <sub>hex</sub>
Shift Left Logical	R sll	$R[rd] = R[rt] << \text{shamt}$	0/00 <sub>hex</sub>
Shift Right Logical	R srl	$R[rd] = R[rt] >> \text{shamt}$	0/02 <sub>hex</sub>
Store Byte	R sb	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 <sub>hex</sub>
Store Conditional	R sc	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 <sub>hex</sub>
Store Halfword	R sh	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 <sub>hex</sub>
Store Word	R sw	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b <sub>hex</sub>
Subtract	R sub	$R[rd] = R[rs] - R[rt]$	(1) 0/22 <sub>hex</sub>
Subtract Unsigned	R subu	$R[rd] = R[rs] - R[rt]$	0/23 <sub>hex</sub>

- (1) May cause overflow exception  
 (2) SignExtImm = { 16{immediate[15]}, immediate }  
 (3) ZeroExtImm = { 16{1b'0'}, immediate }  
 (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }  
 (5) JumpAddr = { PC+4[31:28], address, 2'b0 }  
 (6) Operands considered unsigned numbers (vs. 2's comp.)  
 (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

## BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct			
31	26 25	21 20	16 15	11 10	6 5	0			
I	opcode	rs	rt	immediate					
31	26 25	21 20	16 15						
J	opcode	address							
31	26 25								

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

## ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	I bclt	if(FPcond)PC=PC+4+BranchAddr	(4) 11/8/1/-
Branch On FP False	I bclf	if(!FPcond)PC=PC+4+BranchAddr	(4) 11/8/0/-
Divide	R div	$\text{Lo} = R[rs]/R[rt]; \text{Hi} = R[rs]\%R[rt]$	0/-/-/1a
Divide Unsigned	R divu	$\text{Lo} = R[rs]/R[rt]; \text{Hi} = R[rs]\%R[rt]$	(6) 0/-/-/1b
FP Add Single	R add.s	$F[fd] = F[fs] + F[ft]$	11/10/-/0
FP Add Double	R add.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/-/0
FP Compare Single	R c.s.s*	$\text{FPcond} = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/-/y
FP Compare Double	R c.d.d*	$\text{FPcond} = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$ * (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e)	11/11/-/y
FP Divide Single	R div.s	$F[fd] = F[fs]/F[ft]$	11/10/-/3
FP Divide Double	R div.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/-/3
FP Multiply Single	R mul.s	$F[fd] = F[fs] * F[ft]$	11/10/-/2
FP Multiply Double	R mul.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/-/2
FP Subtract Single	R sub.s	$F[fd] = F[fs] - F[ft]$	11/10/-/1
FP Subtract Double	R sub.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/-/1
Load FP Single	I lwc1	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/-/-/1-
Load FP Double	I ldc1	$F[rt+1] = M[R[rs] + \text{SignExtImm}+4]$	(2) 35/-/-/1-
Move From Hi	R mfh1o	$R[rd] = \text{Hi}$	0/-/-/10
Move From Lo	R mfl1o	$R[rd] = \text{Lo}$	0/-/-/12
Move From Control	R mfc0	$R[rd] = \text{CR}[rs]$	10/0/-/0
Multiply	R mult	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/18
Multiply Unsigned	R multu	$\{Hi, Lo\} = R[rs] * R[rt]$	0/-/-/19
Shift Right Arith.	R sra	$R[rd] = R[rt] >>> \text{shamt}$	0/-/-/3
Store FP Single	I swc1	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/-/-/1-
Store FP Double	I sdc1	$M[R[rs] + \text{SignExtImm}+4] = F[rt+1]$	(2) 3d/-/-/1-

## FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
31	26 25	21 20	16 15	11 10	6 5	0
FI	opcode	fmt	ft	immediate		
31	26 25	21 20	16 15			

## PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	b.lt	if(R[rs]<R[rt]) PC = Label
Branch Greater Than	b.gt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	b.le	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	b.ge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	li	R[rd] = immediate
Move	move	R[rd] = R[rs]

## REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results	No
\$a0-\$a3	4-7	Arguments and Expression Evaluation	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together





MIPS (1) MIPS (2) MIPS	Binary	Hexa-ASCII	Deci- mal	Char- acter	Hexa-ASCII	Deci- mal	Char- acter
opcode (31:26)	funcnt (5:0)	add <sub>f</sub>	00 0000	0	0	NUL	40
(1)	sll	add <sub>f</sub>	00 0001	1	1	SOH	65
j	srl	mul <sub>f</sub>	00 0010	2	2	STX	66
jal	sra	div <sub>f</sub>	00 0011	3	3	ETX	67
beq	sllv	sqr <sub>t</sub> <sub>f</sub>	00 0100	4	4	EOT	68
bne	abs <sub>f</sub>	abs <sub>f</sub>	00 0101	5	5	ENQ	69
blez	srlv	mov <sub>f</sub>	00 0110	6	6	ACK	70
bgtz	sra v	neg <sub>f</sub>	00 0111	7	7	BEL	71
addi	jr		00 1000	8	8	BS	72
addiu	jalr		00 1001	9	9	HT	73
slliu	movz		00 1010	10	a	LF	74
slltiu	movn		00 1011	11	b	VT	75
andi	sycall	round <sub>wf</sub>	00 1100	12	c	FF	76
ori	break	trunc <sub>wf</sub>	00 1101	13	d	CR	77
xori		ceil <sub>wf</sub>	00 1110	14	e	SO	78
lui	sync	floor <sub>wf</sub>	00 1111	15	f	SI	79
(2)	mflhi		01 0000	16	10	DEL	80
	mflhi		01 0001	17	11	DC1	81
	mfllo	movz <sub>f</sub>	01 0010	18	12	DC2	82
	mtlo	movn <sub>f</sub>	01 0011	19	13	DC3	83
beq			01 0100	20	14	DC4	84
			01 0101	21	15	NAK	85
			01 0110	22	16	SYN	86
			01 0111	23	17	ETB	87
mult			01 1000	24	18	CAN	88
multu			01 1001	25	19	EM	89
div			01 1010	26	1a	SUB	90
divu			01 1011	27	1b	ESC	91
			01 1100	28	1c	FS	92
			01 1101	29	1d	GS	93
			01 1110	30	1e	RS	94
			01 1111	31	1f	US	95
lb	add	cvt <sub>s</sub> <sub>f</sub>	10 0000	32	20	Space	96
lh	addu	cvt <sub>d</sub> <sub>f</sub>	10 0001	33	21	!	97
lwl	sub		10 0010	34	22	"	98
lw	subu		10 0011	35	23	#	99
lbu	and	cvt <sub>s</sub> <sub>wf</sub>	10 0100	36	24	\$	100
lhu	or		10 0101	37	25	%	101
lwr	xor		10 0110	38	26	&	102
nor			10 0111	39	27	'	103
sb			10 1000	40	28	(	104
sh			10 1001	41	29	)	105
swl	slt		10 1010	42	2a	*	106
sw	sltu		10 1011	43	2b	+	107
			10 1100	44	2c	,	108
swr			10 1101	45	2d	-	109
cache			10 1110	46	2e	.	110
ll	tge	c <sub>s</sub> <sub>f</sub> <sub>f</sub>	10 1111	47	2f	/	111
lwc1	tgeu	c <sub>u</sub> <sub>n</sub> <sub>f</sub> <sub>f</sub>	11 0000	48	30	0	112
lwc2	tlt	c <sub>e</sub> <sub>q</sub> <sub>f</sub> <sub>f</sub>	11 0001	49	31	1	113
pref	tltu	c <sub>u</sub> <sub>e</sub> <sub>q</sub> <sub>f</sub> <sub>f</sub>	11 0010	50	32	2	114
ldc1	teq	c <sub>o</sub> <sub>i</sub> <sub>t</sub> <sub>f</sub> <sub>f</sub>	11 0011	51	33	3	115
ldc2	tne	c <sub>o</sub> <sub>i</sub> <sub>t</sub> <sub>f</sub> <sub>f</sub>	11 0100	52	34	4	116
			11 0101	53	35	5	117
			11 0110	54	36	6	118
			11 0111	55	37	7	119
sc			11 1000	56	38	8	120
swc1			11 1001	57	39	9	121
swc2			11 1010	58	3a	:	122
			11 1011	59	3b	;	123
sdcl			11 1100	60	3c	<	124
sdcl			11 1101	61	3d	=	125
sdcl			11 1110	62	3e	>	126
			11 1111	63	3f	?	127

	opcode	hex	dec	name
(1)	opcode(31:26) = 0			
(2)	opcode(31:26) = 17 <sub>ten</sub> (11 <sub>hex</sub> ); if fmt(25:21) = 16 <sub>ten</sub> (10 <sub>hex</sub> ) f = s (single);			

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

# INI

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,  
Double Precision Bias = 1023.


nd  
ats:

S	Exponent	Fraction
31	30	23 22
0		

S	Exponent	Fraction
63	62	52 51
0		

## No



## THE

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte

Value of three least significant bits of byte address (Big Endian)

us



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

## DES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

copy)

PRE- FIX			PRE- FIX			PRE- FIX		
SIZE	FIX	PRE-	SIZE	FIX	PRE-	SIZE	FIX	PRE-
10 <sup>3</sup> , 2 <sup>10</sup>	Kilo-	10 <sup>15</sup> , 2 <sup>50</sup>	Peta-	10 <sup>3</sup>	milli-	10 <sup>-15</sup>	femto-	10 <sup>-15</sup>
10 <sup>6</sup> , 2 <sup>20</sup>	Mega-	10 <sup>18</sup> , 2 <sup>60</sup>	Exa-	10 <sup>6</sup>	micro-	10 <sup>-18</sup>	atto-	10 <sup>-18</sup>
10 <sup>9</sup> , 2 <sup>30</sup>	Giga-	10 <sup>21</sup> , 2 <sup>70</sup>	Zetta-	10 <sup>9</sup>	nano-	10 <sup>-21</sup>	zepto-	10 <sup>-21</sup>
10 <sup>12</sup> , 2 <sup>40</sup>	Tera-	10 <sup>24</sup> , 2 <sup>80</sup>	Yotta-	10 <sup>12</sup>	pico-	10 <sup>-24</sup>	yocto-	10 <sup>-24</sup>

The symbol for each prefix is just its first letter, except  $\mu$  is used for micro.

