


Abstraction Layers in (Computer					
	Study of internal working, structuring and					
Computer	implementation of a computer system					
Organisation	Refers to the level of abstraction above the digital					
	logic level, but below the operating system level					
	Hardware and Software affect Performance					
Importance	Need to: build software, purchasing decision,					
	offer "expert" advice					
	Algorithm determines number of source-level					
	statements					
Hardware & Software	Language, compiler and architecture determine					
naiuwaie & Soitwaie	machine instructions					
	Processor and memory determine how fast					
	instructions are executed					
	3. Abstraction Layers (2/3) Hardware/Software					
	CS4212 Stack in Computer					
	Application software CS2106					
	Compiler					
	Assembler Operating System Linker Loader Scheduler Device Drivers					
Diagram	Instruction Set Architecture (ISA)					
	Processor Memory I/O System					
	Datapath & Control Design Digital Logic Design Circuit Design Circuit Design					
	Circuit Design					
	Transistors					

C Programming	Basics
History	A general-purpose computer programming language developed in 1972 by Dennis Ritchie (1941 – 2011) at Bell Telephone Lab for use with the UNIX operation System
Quick Review	Edit (vim), Compile (gcc), Execute (a.out)
General Form	General form preprocessor directives main function header { declaration of variables executable statements } "Executable statements" usually consists of 3 parts: • Input data • Computation • Output results



Von Neumann Archit	ecture
Inventor	John von Neumann (1903 - 1957)
Description	Describes a computer consisting of a CPU,
	Memory and I/O Devices
Central Processing Unit (CPU)	Contains Registers and a Control Unit containing
	an instruction register and program counter and
	an Arithmetic/Logic Unit (ALU)
Memory	Stores both program and data in Random-Access
	Memory (RAM)
I/O Devices	Input/Output Devices

am are stored in variables (identifier), has a data type, contains be modified, and an address where e memory or registers ae (= data); ^31, 2^31-1] 00000, \ufffff], in "quotes every variable to be declares with a ae conversions and allows pointer y cast					
be modified, and an address where memory or registers le(= data); ^31, 2^31-1] 00000, \ufffff], in "quotes every variable to be declares with a lee conversions and allows pointer					
e memory or registers ne(= data); ^31, 2^31-1] 00000, \ufffff, in " quotes every variable to be declares with a ne conversions and allows pointer					
ne(= data); ^31, 2^31-1] 00000, \ufffff], in '' quotes every variable to be declares with a ne conversions and allows pointer					
^31, 2^31-1] 00000, \ufffff], in '' quotes every variable to be declares with a ele conversions and allows pointer					
00000, \ufffff], in '' quotes every variable to be declares with a e conversions and allows pointer					
every variable to be declares with a e conversions and allows pointer					
every variable to be declares with a e conversions and allows pointer					
every variable to be declares with a e conversions and allows pointer					
e conversions and allows pointer					
•					
•					
y cast					
values to be displayed or read					
printf / scanf					
printf / scanf					
printf					
scanf					
scanf					
printf (for scientific notation)					
Eg. %8.3f: real # (float/double) in width of 8, with 3d.p.					
Next output on next line					
To next tab position in current line					
Display a double quote					
Display a double quote					

								_	
Assignment	Not just assign, but also return the value of RHS								
	Primary Expr ()[].			()[].	-> expr++ expr				Left to Right
Arithmetic Operators	Una	ary	y *; &; + -; ++exprexpr; (typecast); F						Right to Left
	Bin	ary	*/%	6; + -;	;<><=>=;==!=;&&;			Left to Right	
	Ternary Opr cond			cond	d ? (exprTrue) : (exprFalse)			;)	Right to Left
	Assignment =, +=,			=, +=	+=, -=, *=, /=, %=			Right to Left	
Relational	<	less than		>	more than	==	ec	jual to	
Operation	<=	<= < or equal to		>=	> or equal to	!=	nc	ot equal to	
Logical Opr	&&	and			or	!	nc	ot	

Syntax of C	
	Import package with .h extension
	stdio.h: use standard input/output functions
#include .h	math.h: use mathematical functions (compile
	with -lm in sunfire)
	string.h: use string functions
#define name value	Non-modifiable Assignment of the Program
sys.getsizeof(type)	Returns number of bytes for the data type
stdio.scanf/stdin.scanf	Returns input from terminal through stdin
stdio.printf/stdout.printf	Print to terminal through stdout
2 (variable name)	Returns address of the memory cell where
&(variable name)	variable is stored
%p	Format specifier for pointers (hexadecimal)
type *a_ptr	Declare a pointer as a_ptr
*a_ptr	Indirection operator (dereferencing), get value
	of pointed variable in memory address
if (condition) {} else {}	Execute if block where condition is TRUE
ii (condition) () etse ()	Execute else block where condition is FALSE
switch (variable /	Execute case block whose value that matches
expression)	the variable / expression input and cases below
{ case value:	Execute default block when no case value
default value:}	matches variable / expression input
for (init, cond, step) {}	Execute block if condition is TRUE, with initial
ioi (iiiit, coila, step) {}	values init, execute step at end of loop, Loop
while (cond) {}	Execute block if condition is TRUE, Loop
do {} while (cond)	Execute do block, then loop if condition is TRUE
break	Immediately exit inner-most loop
continue	Skip to next iteration of inner-most loop

Data Representation and Number System					
Bits	The 0's	and 1's	Nibble	4 bits (rarely u	sed now)
Byte	8 bits		Word	Multiple of byt	es
Value Ra	ange	N bits can represe	values		
Bits requ	uired	To represent M values, ceil(log ₂ M) bits required			
Decimal Number System Weighted-positional number system (position wit number holds a specific value) Base (aka Radix) is 10 Symbols/Digits = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9 }				on within the	
Binary (l	base 2)	Octal (base 8)	Hexadecir	mal (base 16)	{0,, 9, A,
Base/Ra	adix R	dix R Weights in powers of R		•	B, C, D, E, F }

In C,	Pref	Prefix 0 for Octal Prefix 0x for Hexadecimal					
In QTSpim,	0x fc	ox for Hexadecimal					
In Verilog,	8'b f	or 8-bit Bi	nary 8'h for 8	-bit Binary in Hexadecimal			
Least Significant Bit Smallest v							
Most Significant Bit Largest va			lue digit in weig	ght-positional system			
Base-R to Decin			aR ² + bR ¹ + cR ⁰				
		For whole	or whole number: Successive Division by R till 0,				
		remainde	emainder form the number, with first remainder is				
D i I to D	_	LSB and t	SB and the last Remainder is MSB				
Decimal to Base	e-K	For fraction	or fractional number: Repeated Multiplication by R				
		till 0, the o	carried digits / c	arries, form the number,			
		with the fi	rst carry as MSI	B and the last carry as LSB			
Dana Dan Dana	Dn	For n < 0,	convert each bi	t to n bits			
Base-R to Base-	K	For n > 1,	partition n bits	then convert to 1 bit			
ASCII		1 byte, 7 b	its and 1 parity	bit, represents characters			
Unicode		1/2/4 byte	s denoted as U	TF-8, UTF-16, UTF-32			
Unsigned Numb	ers	Only no	n-negative valu	es			
Signed Numbers	3	Include	s positive and n	legative values			
Sign-and-Magnit				N-bit magnitude format			
				number, negated value can			
		be foun	d as -x = 2 ⁿ - x -	1			
		Negate:	Negate: invert all bits				
1s-Complement	t	Range for n bits: -(2 ⁿ⁻¹ – 1) to 2 ⁿ⁻¹ – 1					
		Addition	Addition: Binary addition, add carry, watch for				
		overflow (Result if opposite sign of A and B)					
		Subtrac	Subtraction: $A - B = A + (-B)$, watch for underflow				
		Given x	Given x as n-bit binary number, negated value can				
		be found as -x = 2 ⁿ - x					
			Negate: invert all bits, then add 1				
2s-Complement	t	Range for n bits: -2 ⁿ⁻¹ to 2 ⁿ⁻¹ – 1					
		Addition: Binary addition, ignore carry, watch for					
		overflow (Different 'carry in' & 'carry out' of MSB)					
			Subtraction: $A - B = A + (-B)$, watch for underflow				
Complement on				Whole Numbers			
Excess-N Repre			0 starts at -N				
Fixed-Point Rep			•	e and fractional parts			
				e & very small numbers			
IEEE 754 Floatin		•	Base is assum				
			sign, 8-bit expo	onent with bias 127			
(excess-127), 23							
	•		•	oponent with bias 1023			
(excess-1023), 5	2-bit						
		Normalised with an implicit leading bit 1					
mantissa		ie 110.1 ₂ normalised to 1.101 ₂ x 2 ² , only 101 is					
		stored in first 3 digits of mantissa field					
exponent	exponent Exponer			nalise, plus excess			

Pointers and Functions			
ntents			

Bit manipulation operators (in C)	Allows efficient bitwise operations
Incrementing pointer	a_ptr++ causes a_ptr to increase by word length, standardise to 4 bytes
Using math library	gcc -lm flag: link to Math Library on compile
Define functions	Format: modifiers type name(params) { body }
Pass-by-value	Actual params are passed to formal params ie function takes in the value instead of the variable pointer / variable in the memory
Scope Rule (function)	Formal / Function params, local to function Vars declares in function, local to function Local params and var only accessible within functions
Function Call	When function is called, an activation record is created in the call stack and memory is allocated for the local params and vars of the function When function is done, the activation record is removed, and memory allocated for the local params and vars is released
Automatic Variables	Refers to local params and vars of a function that exist in memory only during the execution of the function
Static Variables	Exists in the memory even after the function is executed
Function prototype	Param names not required, tells compiler the existence of the function for memory allocation, functions may be properly declared later

Arrays, Strings and St	ructures
Collection of Data	Grouping of data in a logical / organised
Collection of Data	representations for ease of manipulation
	Homogeneous collection of data ie fixed element
Arrays	types, declared with element type, name and size,
	elements are accessed through indexing from 0
Arroy Initialization	Arrays can be init at declaration
Array Initialization	Correct: int a[1] = {1}; incorrect: int a[1]; a = {1};
Array pointer	Points to the first element of the array
Array name	Is a fixed pointer, points to the first element of the
	array, cannot be altered
String	Array of characters with null character '\0' at the
	end of the array ('\0' automatically added)
	Reads size – 1 char or until newline from stdin to
fgets(str, size, stdin)	str, may read in newline character (to replace with
	'\0' if necessary)
puts(str)	Print str to stdout, terminates with newline
	strlen(s): length of s
	strcmp(s1, s2): compare ASCII values of
	characters in strings s1 and s2, returns -ve int if s1
String functions	< s2, +ve int if s1 > s2, 0 if s1 == s2
	(lexicographically)
	strncmp(s1, s2, n): compares first n chars of s2
	and s1

·	strcpy(s1, s2): copy s2 into s1		
	strncpy(s1, s2, n): copy first n chars from s2 to s1		
Importance of '\0' in	Ensure no illegal access of memory		
Strings	String functions use '\0' to as terminating char		
Structures	Grouping of heterogeneous members (may be varying types)		
	, , ,		
Struct Initialization	Typedef struct { var declarations; } structName;		
Access members of	Use dot (.) variable ie struct.member;		
Structure Variable			
	Separate copy of variable is made, local to the		
Passing Structure	function and so the original variable will not be		
into Function	modified		
	Use pointer if original variable should be modified		
	a_ptr->name equivalent to (*a_ptr).name		
Arrow operator (->)	Note that . (dot) has higher precedence than *, so		
	the brackets are necessary		

MIPS						
		the interface betv				
Instruction Set	and low-level software, includes everything					
Architecture	programmers n	eed to know to m	ake the machine			
(ISA)	code work corr	ectly				
(IOA)	Allow many imp	olementations of v	varying cost and			
	performance to	run identical sof	tware			
		Machine Code	Assembly Lang			
	Instruction	Binary	Human			
			Readable			
Machine Code vs	Code	Hard & tedious	Easier to write;			
Assembly Language			symbolic ver of			
Assembly Language	symbolic ver of machine code					
	1000 1100 10	10 000 <- ASSEME	BLER <- add A, B			
		May be in	Pseudo-			
		hexadecimal	instructions			
Performance	Only real instru	ctions are counte	d			
	Pseudo-instruc	tions, translation	scheme from a			
Syntactic Sugar	language to the same language, for commonly used actions / instructions (C code) gcc'ed to (Assembly code) assembled t (Machine code/binary code)					
Code Translation	(C code) gcc'ed	I to (Assembly cod	de) assembled to			
Code Halistation	(Machine code	/binary code)				
	Processor: Performs Computation					
Components to MIPS	Memory Storage of code and data Bus: Bridge between Processor and Memory					
	Code and Data reside in memory, sent to CPU for					
	computation in	ALU through the	bus			
	Mem access is slow, so CPU temporarily store					
Step by Step	values in registers (Require loading (Mem to Reg)					
(Considerations)	and storing (Re	g to Mem) of data	through the bus)			
	Fast Reg-to-(Re	g/Constant) Arith	metic			
	Execution Sequ	ence with contro	l flow, PC Reg			
	determines add	dress of next instr	uction			
Registers	Limited in num	ber (16 - 32), 32-b	its, no data type			
Inegioteio	(trust the asser	nbler that the valu	ies are correct)			

MIPS Instructions	
Byte vs Word	Byte Addressing: increments by 1 byte (8-bits)
Addressing	Word Addressing: increments by 2 ⁿ bytes
MIPS Addressing	Follows Byte Addressing
MIPS Instructions	32-bit size, sequential
Program Counter	Special Register that keeps address of
Flogram Counter	instruction being / to be executed
Magic Number 32	32 registers each 32-bits, word 32-bits,
Magic Number 32	memory address 32-bits
Addressing Modes	Register, Immediate, Base/Displacement (lw,
Addressing Flodes	sw), PC-relative (beq/bne), Pseudo-direct (j)
Variable Mapping	Maps variables to their respective registers
Load / Store	Load: Mem to Reg, Store: Reg to Mem
Shift Left/Right Logical	sll n: multiply 2 ⁿ , srl n: divide 2 ⁿ ; filled with 0's
Logical Operations	bitwise (i'th bit opr i'th bit)
NOT instruction	a NOR a = NOT a / a XOR 1's = NOT a
Label	Points to an instruction
beq / bne instruction	beq: go-to L if rs == rt, bne: go-to L if rs != rt
j instruction	Jump to Label unconditionally
Plack Poundant	Due to use of first 4-bits from PC, we can only
Block Boundary	jump within a 256MB block
slt instruction	slt rd, rs, rt: rd = (rs < rt) ? 1 : 0
lui Instruction	Set upper 16 bits to imm, lower 16 bits to 0's
Loading 32-bit constant	lui 16 mbs, then ori {16{0's}, immediate}
Tip*	REFER TO GREEN CARD
Tip**	n{bit}: repeat bit n times
Reading Modified	value[i]: i'th bit of value
values ie SignExtImm	value[i:j]: i'th to j'th bits of value


Instruction Set A	Architecture (ISA)
Complex Instruction Set Computer (CISC) Eg. x86-32 (IA32)	Single instruction performs complex operation Smaller program size as memory was premium Complex implementation, no room for hardware optimization
Reduced Instruction Set Computer (RISC) Eg. MIPS, ARM	Keep instruction set small and simple, makes it easier to build/optimise hardware Burden on software to combine simpler operations to implement high-level language statements
5 Concepts in ISA Design	Data Storage Memory Addressing Modes Operations in Instruction Set Instruction Formats Encoding the Instruction Set
Data Storage	
Architecture	Storage Architecture General Purpose Register Architecture


	In von Neumann Architecture, Data (operands) are
Considerations	stored in memory
Contractations	Concerns: Where to store operands, results,
	specification
Stack	Operands are implicitly on top of the stack
Architecture	
Accumulator	One operand is implicitly in the accumulator (a special
Architecture	register) Eg. IBM 701, DEC PDP-8
General	Only explicit operands
Purpose	Register-memory Architecture (One operand in memory)
Register (GPR)	Eg. Motorola 6800, Intel 80386
Architecture	Register-register (or load-store) Architecture
	Eg. MIPS, DEC Alpha
Memory-	All operands in memory
memory	Eg. DEC VAX
Architecture	
	3.1 Storage Architecture: Example
	Stack Accumulator Register (load-store) Memory-Memory
	Push A Load A Load R1,A Add C, A, B
	Push B Add B Load R2,B Add Store C Add R3,R1,R2
	Pop C Store R3,C
	Stack Accumulator Register-register/load-store Memory-Memory
Visual Diagram	Processor
	C = A+B
	Muscoy
	Consul Durages Register (CRR) is most servere
Dool Life	General-Purpose Register (GPR) is most common
Real Life	RISC typically use Register-Register (Load/Store)
Application	CISC use a mixture of Register-Register and Register-
Mamani Addras	Memory
Memory Address	onig rioud
Addressing	Ways to specify an operand in an assembly language
Mode	Mamonul postion and Addresses Addressing Made
Concept	Memory Location and Addresses, Addressing Modes
Size	Given k-bit address, address space is of size 2 ^k
Memory	Consists of one word of n bits
Transfer	
Memory	Register containing Memory Address of interest
Address	via a k-bit address bus
Register	
Memory Data	Register holding the value to load or store to Memory
Register	via a n-bit data bus
Control lines	Within the bus, controls data movement (to/fro)
Endianness	The relative ordering of the bytes in a multiple-byte word
	stored in memory
	Most Significant Byte stored in lowest address
Big-endian	Eg. IBM 360/370, Motorola 68000, SPARC
	MIPS (Silicon Graphics): implementation specific


Little-endian	Eg. In	Significant tel 80x86, I e MIPS inte	DEC VAX	, DEC Alp	ha	ddress	
Addressing Modes in MIPS	Imme Displa	ter: Operar diate: Ope acement: C lated as Ba	rand spe Operand i	cified in in memo		ction directly address	
	3.2	Address	sing M	odes: (Othe	rs	
	Add	ressing mode	Example		Meaning		
	Reg	ister	Add R4,R3		R4 ← R4	+R3	
	Imm	nediate	Add R4,#3		R4 ← R4	+3	
	Dist	olacement	Add R4,100	(R1)	R4 ← R4	+Mem[100+R1]	
Others		ister indirect	Add R4,(R1	. ,		+Mem[R1]	
Othors		exed / Base	Add R4,(R1			+Mem[R1+R2]	
			-				
		ct or absolute	-	,		+Mem[1001]	
		nory indirect	Add R1,@(F			+Mem[Mem[R3]]	
			Add R1,(R2)+	R1 ← R1	I ← R1+Mem[R2]; R2 ← R2+c	
	Auto	o-decrement	Add R1,-(R	2)	R2 ← R2-	-d; R1 ← R1+Mem[R2]	
	Sca	led	Add R1,100	(R2)[R3]	R1 ← R1	+Mem[100+R2+R3*d]	
Operations in In	structi	ions Set					
Composit	Stand	ard Operat	tions in Ir	structio	n Set		
Concept	Frequ	ently Used	Instruct	ions			
	3.3.5	Standar	d Oper	ations			
		Data Moveme		(from memory			
			mer regi inpu out pus	store (to memory) memory-to-memory move register-to-register move input (from I/O device) output (to I/O device) push, pop (to/from stack) Integer (binary + declimal) or FP add, subtract, multiply, divide			
		Arithmetic	inte	ger (binary + o	decimal) or	r FP e	
Examples		Shift		t left/right, rota			
Examples		Logical		and, or, set, o			
		Control flow			nal), Branc	ch (conditional)	
	Subroutine Linkage Interrupt Synchronisation			, return o, return			
				& set (atomic	r-m-w)	NOTE:	
		String		rch, move, co		Synchronisation is used	
	Graphics			el and vertex on pression/deco	perations,	for multi-thread or multi- core operations.	
						Graphics now common in x86 (e.g., intel iris, etc).	
	3.3 Frequently Used Instructions						
3.3 Frequently Used Instructions Make these instructions fast!							
	Rank	Integer Ins	tructions	Average	Amd	lahl's law – make the	
	1	Load		22%		ommon cases fast!	
	2	Conditional B	ranch	20%	To	TE: briefly see the benefit,	
	3	Compare		16%	consider that we managed decrease the time needed		
0 1 - 1 + 1	4	Store		12%	con 50%	npute the first 4 operations by 6 (i.e., time slashed by 2) at	
Consideration	5	Add		8%	the	expense that the rest are wer (e.g., time increase by	
(Frequency)	6	Bitwise AND		6%	509	6)	
	7	Sub	An en minte	5%	T:	en if the total time originally: = (0.7 * t) + (0.3 * t) er the improvement, the total	
	8	Move register Procedure cal		4% 1%	time	e will be:	
	10	Return		1%	T	= (0.35 * t) + (0.45 t) = (0.80 * t)	
	10	Noturi	Total	96%		ich is still an improvement.	
			Total	0070	ln p	oractice, typically there is no only slight) increase in the t when we made	
					roct	whon we made	


Instruction Forn	nats					
Concept	Instruction Le	ength				
Concept	Instruction Fi	elds (Type & Siz	ze of Operands	s)		
Instruction Length	Variable Leng	th, Fixed-lengt	h, Hybrid			
	Intel 80x86: Ir	nstructions vary	y from 1 to 17	bytes long		
Variable-	Digital VAX: Ir	nstructions vary	y from 1 to 54 l	bytes long		
Length	Require multi	-step fetch and	d decode			
Lengui	Allow for a mo	ore flexible (but	t complex) and	l compact		
	instruction se					
		RISC (Reduced				
		C: Instructions	•	ong		
Fixed-Length		/ fetch and dec				
		lining and paral	llelism			
	Instruction bi					
Hybrid		ble-length and				
	Opcode: Unique code to specify the desired operation					
Consists of	Operand: zero or more additional information needed					
	for the operation					
Designation	Operation designates the type and size of the operands					
	Character 8 bits Half-Word 16 bits					
Typical Type	Word 32 bits Single-Precision Floating Point 1 word					
and Size				1 word		
	Double-Preci	sion Floating P	oint	2 words		
32-bit	Support for 8-	-, 16- and 32-bi	t integer, and	32-bit and 64-		
Architecture	· .	int operations.		cture would		
		ort 64-bit intege	ers as well			
Encoding the In:						
Concept	Instruction Encoding Encoding for Fixed-Length Instructions					
	5					
Premise	How are instructions represented in binary format for execution by the processor?					
	execution by the processor? Code size speed/performance design complexity					
Issues	Code size, speed/performance, design complexity					
Things to	# of registers, # of addressing modes, # of operands in					
decide	an instruction					
	Different competing forces: Have many registers and addressing modes					
Camaidamati			aressing mode	es		
Considerations			io oppyto bes	dle (fived		
		ion length that	•	ate (lixea-		
Encoding	_	tions are easie		d		
Encoding	See: Instructi	hoices: Variabl	e, rixea, Hybri	u		
Choices	See: mstructi	on ronnats				
Expanding	Opcode with	variable length	s for different	instructions		
Opcode Scheme	A good way to	maximize the	instruction bit	s		
Scrience	Specify open	des for specific	lengthe of inc	tructions		
Differentiating		aximise longes	_	u ucuons		
Opcodes		aximise longes aximise shortes	•			
	r minimum. Mic	ANTITIOU STIULTES	r opcode			


	Periori	ns the antilinetic	, logical and me	eniory operations
Control		e datapath, men ling to program ir	•	rices what to do
Instruction Execution Cycle	3. In	1. Fetcon Extruction Exercise and a second a	ch: instruction from medress is in Program Code: d out the operation retrand Fetch: operand(s) needed	mory Counter (PC) Register equired for operation eration :
MIPS Instruction Execution Clocking	- Read - Perfo - Write All don	results to one or e within a clock	through some common storage eleperiod Clock Period Compute	ombinational logi
Single Cycle		ructions take as	_	
Multicycle	Execut Each e shorte Instruc	e Steps: Fetch, [Decode, ALU, Me kes one clock cy lock frequency i	em R/W, Reg Write cle, giving much s much higher
Pipelining	cycle Allow c	nstructions into lifferent instructi simultaneously	•	

















3d/--

 $\overline{0}$

funct

p

fs.

₽

obcode

FR

10 /0/--/0

I I XXXXXX

Move From Hi Move From Lo

mfhi mflo mfc0 mult

Move From Control m Multiply naigned m Shift Right Arith. Store FP Single

9

CS2100 Cheatsheet Xu An Teh

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

(Hex) 11/8/1/-11/8/0/-0/-/-/1a 0/-/-/1b

OPCODE

6

ARITHMETIC CORE INSTRUCTION SET

11/10/--/0

11/10/--/y

11/11/--/0

| I(|FPcond|PC=PC+4+BranchAddr (4) |
| I(|FPcond|PC=PC+4+BranchAddr(4) |
| Lo=R[rs]/R[rd]; Hi=R[rs]/s/R[rd] |
| Lo=R[rs]/R[rd]; Hi=R[rs]/s/R[rd] |
| R [r[d] = [r[s] + F[f] |
| R [r[d] = [r]] + F[f] |
| R [r[d] + [r]] = [r[s], [r[s+1]] + 11]
| R [r] = [r[s] + [r]] |
| R [r] = [r], [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r], [r] = 11 |
| R [r] = [r] = [r] = 11 |
| R [r] = [r] = [r] = 11 |
| R [r] = [r] = [r] = 11 |
| R [r] = [r] = [r] = 11

FR FR FR

add.d C.X.S*

Double
FP Compare Single
FP Compare
Double

R R K

Divide Unsigned FP Add Single

NAME, MNEMONIC Branch On FP True bolt Branch On FP False bolf

11/11/--/y 11/10/--/3 11/11/--/3 11/11/--/2

$$\begin{split} F[fd] = F[fs] * F[ft] \\ \{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} \\ \{F[ft], F[ft+1]\} \end{split}$$

FR div.d FR

mul.s mul.d

FP Multiply Single n FP Multiply

FRFR FR

11/10/--/2

le) (op is=

t, or

* (x is eq, 1t, FP Divide Single FP Divide Double

11/10/--/1

11/11/--/1

 $\{F[td]=F[ts]-F[tt]\}$ $\{F[td],F[tt+1]\}$ $\{F[tt],F[tt+1]\}$

b.dus

FP Subtract Single FP Subtract Double

lwcl ldc1

Load FP Single Load FP Double

35/--/--

60

			Θ	
MIP S Reference Data	Ref	ere	ence Data	
CORE INSTRUCTION SET	N SE	L		OPCODE
NAME MNEMONIC		FOR-	OPER ATION (in Verilog)	/ FUNCT
Add	_	~	R[rd] = R[rs] + R[rt]	(1) $0/20_{hex}$
Add Immediate	addi	П	$R[\pi] = R[rs] + SignExtImm$ (1)	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2) 9 _{hex}
Add Unsigned	addu	×	R[rd] = R[rs] + R[rt]	$0/21_{hex}$
And	and	×	R[rd] = R[rs] & R[rt]	0 / 24 _{hex}
And Immediate	andi	П	R[rt] = R[rs] & ZeroExtImm	(3) chex
Branch On Equal	ped	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 _{hex}
Branch On Not Equal bne	one	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5hex
Jump	·D	Ţ	PC=JumpAddr	(5) 2 _{hex}
Jump And Link	jal	ſ	R[31]=PC+8;PC=JumpAddr	(5) 3_{hex}
Jump Register	jr	×	PC=R[rs]	$0/08_{\rm hex}$
Load Byte Unsigned	1bu	П	$R[rt]=\{24^{\circ}b0,M[R[rs] + SignExtImm](7:0)\}$	(2) ²⁴ hex
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2) 25 _{hex}
Load Linked	11	Н	R[rt] = M[R[rs] + SignExtImm] (2)	(2,7) 30 _{hex}
Load Upper Imm.	lui	I	$R[\pi] = \{\text{imm, 16'b0}\}$	f_{hex}
Load Word	lw.	П	R[rt] = M[R[rs] + SignExtImm]	(2) 23 _{hex}
Nor	nor	~	$R[rd] = \sim (R[rs] \mid R[rt])$	$0/27_{\rm hex}$
Or	or	×	R[rd] = R[rs] R[rt]	$0/25_{\rm hex}$
Or Immediate	ori	П	R[rt] = R[rs] ZeroExtImm	(3) d _{hex}
Set Less Than	slt	×	R[rd] = (R[rs] < R[rt]) ? 1:0	0 / 2ahex
Set Less Than Imm.	slti	I	R[tt] = (R[rs] < SignExtImm)? 1:0(2)	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu	П	R[rt] = (R[rs] < SignExtImm) ? 1:0 (2	(2,6) bhex
Set Less Than Unsig.	sltu	~	R[rd] = (R[rs] < R[rt]) ? 1:0	(6) 0/2b _{hex}
Shift Left Logical	s11	~	$R[rd] = R[rt] \ll shamt$	$0/00_{\rm hex}$
Shift Right Logical	srl	×	R[rd] = R[rt] >> shamt	0 / 02 _{hex}

FLOATING-POINT INSTRUCTION FORMATS

sdc1

E	31 opcode	26 25 21 fint	21 20 16 ft	16 15 11 10 6 5 immediate
	31 26	26 25 21	21 20 16	16 15
PSEUDC	PSEUDOINSTRUCTION SET	TION SET		
	NAME	ш	MNEMONIC	OPERATION
Bran	Branch Less Than		blt	if(R[rs] < R[rt]) PC = Label
Bran	Branch Greater Than	han	bgt	if(R[rs]>R[rt]) PC = Label
Bran	Branch Less Than or Equal	n or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Bran	Branch Greater Than or Equal	han or Equal	bge	if(R[rs] >= R[rt]) PC = Label
Load	Load Immediate		11	R[rd] = immediate
Move	9		move	R[rd] = R[rs]
REGIST	ER NAME,	NUMBER,	USE, CALL	REGISTER NAME, NUMBER, USE, CALL CONVENTION
,				PRESERVEDACROSS

 $29_{\rm hex}$

 $\overline{2}$ (2)

(2,7)

 $\begin{aligned} M[R[rs] + SignExt[mm] &= R[tt]; \\ R[tt] &= (atomic) ? \ 1 : 0 \end{aligned}$ M[R[rs]+SignExtImm](15:0) = R[rt](15:0)M[R[rs]+SignExtImm] = R[rt]

> Store Conditional Store Halfword Store Word

2b_{hex} 0 / 22_{he} 0 / 23_{he}

 \equiv

R[rd] = R[rs] - R[rt] R[rd] = R[rs] - R[rt]

Subtract Unsigned

 $28_{\rm hex}$ $38_{\rm hex}$

M[R[rs]+SignExtImm](7:0) R[rt](7:0) = R[rt] >> shamt

Store Byte

5

BASICI	BASIC INSTRUCTION FORMATS	N FORMA	TS				
R	obcode	rs	rt	rd	shamt	funct	-
	31 26	26 25 21 20		16 15 11	11 10 6	5 0	- 1
I	obcode	rs	rt		immediate		
	31 26 25	25 21 20	20 16 15	15		0	1 - 1
ſ	obcode			address			-
	31 26 25	25				0	١ ــ

Organization and Design, 4th ed. Computer Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy,

CALL? No A Assembler Temporary Values for Function Results and Expression Evaluation Temporaries Reserved for OS Kernel Frame Pointer Global Pointer NUMBER 30 \$a0-\$a3 \$t0-\$t7 \$s0-\$s7 \$t8-\$t9 \$k0-\$k1 \$sp \$sp \$sp \$sp NAME \$v0-\$v1(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeoExtImm = { 16{in'0}, immediate } (4) BranchAdr = { 14{immediate[15]}, immediate, 2'b0 } (5) Jump,Addr = { PC+4[31.28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair, R[r] = 1 if pair atomic, 0 if not atomic

Lower Memory Addresses

 $\begin{array}{c|c}
0 & \pm \infty \\
\neq 0 & \text{NaN} \\
= 255, \text{ D.P. } \text{MAX} = 2047
\end{array}$

Higher Memory Addresses

	_		_	_			ö
_	PRE-	FIX	femto-	atto-	zepto-	yocto-	for micr
emory		SIZE	10-15	10^{-18}	10^{-21}	10^{-24}	is used
x for M	PRE-	FIX	milli-	micro-	nano-	pico-	xcept µ
ition; 2		SIZE	10^{-3}	10-6	10-9	10^{-12}	letter, e
munica	PRE-	FIX	Peta-	Exa-	Zetta-	Yotta-	its first
SIZE PREFIXES (10 ^x for Disk, Communication; 2 ^x for Memory)		SIZE	$10^{15}, 2^{50}$	$10^{18}, 2^{60}$	$10^{21}, 2^{70}$	$10^{24}, 2^{80}$	refix is just
10 ^x for E	PRE-	FIX	Kilo-	Mega-	Giga-	Tera-	or each p
EFIXES (SIZE	$10^3, 2^{10}$	$10^6, 2^{20}$	$10^9, 2^{30}$	$10^{12}, 2^{40}$	e symbol f
SIZE PF							Ë
7		~ ?	DEL		.;		
امه	י כ	3 0	E D		mgle		

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

